Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 20 19:43:55 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clk_temp_top_timing_summary_routed.rpt -pb clk_temp_top_timing_summary_routed.pb -rpx clk_temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.723        0.000                      0                  511        0.179        0.000                      0                  511        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.723        0.000                      0                  511        0.179        0.000                      0                  511        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.025ns (26.670%)  route 5.568ns (73.329%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.342    12.232    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I4_O)        0.124    12.356 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__2/O
                         net (fo=4, routed)           0.541    12.897    U_DIG_CLK/U_CNT_AMPM/SR[0]
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.498    14.920    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.524    14.620    U_DIG_CLK/U_CNT_AMPM/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.025ns (26.670%)  route 5.568ns (73.329%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.342    12.232    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I4_O)        0.124    12.356 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__2/O
                         net (fo=4, routed)           0.541    12.897    U_DIG_CLK/U_CNT_AMPM/SR[0]
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.498    14.920    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.524    14.620    U_DIG_CLK/U_CNT_AMPM/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.025ns (26.670%)  route 5.568ns (73.329%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.342    12.232    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I4_O)        0.124    12.356 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__2/O
                         net (fo=4, routed)           0.541    12.897    U_DIG_CLK/U_CNT_AMPM/SR[0]
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.498    14.920    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[3]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.524    14.620    U_DIG_CLK/U_CNT_AMPM/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_CNT_AMPM/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.025ns (26.674%)  route 5.567ns (73.326%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.342    12.232    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I4_O)        0.124    12.356 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__2/O
                         net (fo=4, routed)           0.540    12.896    U_DIG_CLK/U_CNT_AMPM/SR[0]
    SLICE_X12Y117        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.500    14.922    U_DIG_CLK/U_CNT_AMPM/clk_IBUF_BUFG
    SLICE_X12Y117        FDRE                                         r  U_DIG_CLK/U_CNT_AMPM/q_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X12Y117        FDRE (Setup_fdre_C_R)       -0.524    14.622    U_DIG_CLK/U_CNT_AMPM/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.025ns (26.924%)  route 5.496ns (73.076%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.320    12.210    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.334 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__1/O
                         net (fo=4, routed)           0.492    12.825    U_DIG_CLK/COUNTHR/COUNT_HOUR/SR[0]
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.497    14.919    U_DIG_CLK/COUNTHR/COUNT_HOUR/clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    14.619    U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.025ns (26.924%)  route 5.496ns (73.076%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.320    12.210    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.334 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__1/O
                         net (fo=4, routed)           0.492    12.825    U_DIG_CLK/COUNTHR/COUNT_HOUR/SR[0]
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.497    14.919    U_DIG_CLK/COUNTHR/COUNT_HOUR/clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    14.619    U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.025ns (26.924%)  route 5.496ns (73.076%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.320    12.210    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.334 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__1/O
                         net (fo=4, routed)           0.492    12.825    U_DIG_CLK/COUNTHR/COUNT_HOUR/SR[0]
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.497    14.919    U_DIG_CLK/COUNTHR/COUNT_HOUR/clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    14.619    U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.025ns (26.924%)  route 5.496ns (73.076%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.727    11.542    U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/E[0]
    SLICE_X13Y119        LUT5 (Prop_lut5_I0_O)        0.348    11.890 r  U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_5/O
                         net (fo=4, routed)           0.320    12.210    U_DIG_CLK/U_PULSE_HR/q_reg[3]_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.334 r  U_DIG_CLK/U_PULSE_HR/q[3]_i_1__1/O
                         net (fo=4, routed)           0.492    12.825    U_DIG_CLK/COUNTHR/COUNT_HOUR/SR[0]
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.497    14.919    U_DIG_CLK/COUNTHR/COUNT_HOUR/clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    14.619    U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 1.893ns (26.055%)  route 5.372ns (73.945%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.679    11.493    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/cy_m_o
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.340    11.833 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_1__0/O
                         net (fo=4, routed)           0.737    12.570    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_1__0_n_0
    SLICE_X6Y118         FDRE                                         r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.577    14.999    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[0]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.728    14.495    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 1.893ns (26.055%)  route 5.372ns (73.945%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.702     5.304    U_ENB/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.657     6.418    U_ENB/q_reg[3]
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     6.542 f  U_ENB/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.407     6.949    U_ENB/FSM_sequential_state[3]_i_8_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  U_ENB/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.777     7.850    U_ENB/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  U_ENB/FSM_sequential_state[3]_i_2/O
                         net (fo=10, routed)          0.607     8.581    U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/E[0]
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.705 r  U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_2__3/O
                         net (fo=7, routed)           0.477     9.182    U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/E[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.119     9.301 r  U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_4/O
                         net (fo=1, routed)           0.440     9.741    U_DIG_CLK/U_PULSE_MIN/q_reg[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.332    10.073 r  U_DIG_CLK/U_PULSE_MIN/q[3]_i_2__2/O
                         net (fo=5, routed)           0.591    10.664    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/E[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.150    10.814 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.679    11.493    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/cy_m_o
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.340    11.833 r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_1__0/O
                         net (fo=4, routed)           0.737    12.570    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_1__0_n_0
    SLICE_X6Y118         FDRE                                         r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.577    14.999    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[1]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.728    14.495    U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_HR/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_PULSE_HR/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.641%)  route 0.143ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.562     1.481    U_DIG_CLK/U_DB_HR/clk_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  U_DIG_CLK/U_DB_HR/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U_DIG_CLK/U_DB_HR/pb_debounced_reg/Q
                         net (fo=2, routed)           0.143     1.765    U_DIG_CLK/U_PULSE_HR/pb_debounced
    SLICE_X13Y118        FDRE                                         r  U_DIG_CLK/U_PULSE_HR/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.831     1.996    U_DIG_CLK/U_PULSE_HR/clk_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  U_DIG_CLK/U_PULSE_HR/dq1_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X13Y118        FDRE (Hold_fdre_C_D)         0.070     1.586    U_DIG_CLK/U_PULSE_HR/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/TemperatureReg.temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/tempReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.852%)  route 0.143ns (43.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  U_TTOP/U_TSCTL/TemperatureReg.temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TTOP/U_TSCTL/TemperatureReg.temp_reg[3]/Q
                         net (fo=1, routed)           0.143     1.789    U_TTOP/U_TSCTL/Inst_TWICtl/temp[3]
    SLICE_X3Y123         LUT3 (Prop_lut3_I2_O)        0.048     1.837 r  U_TTOP/U_TSCTL/Inst_TWICtl/tempReg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.837    U_TTOP/U_TSCTL/temp_0[3]
    SLICE_X3Y123         FDRE                                         r  U_TTOP/U_TSCTL/tempReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.021    U_TTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TTOP/U_TSCTL/tempReg_reg[11]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107     1.648    U_TTOP/U_TSCTL/tempReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.584     1.503    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.133     1.778    U_TTOP/U_TSCTL/Inst_TWICtl/Q[2]
    SLICE_X4Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  U_TTOP/U_TSCTL/Inst_TWICtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_TTOP/U_TSCTL/Inst_TWICtl/dataByte[3]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.851     2.017    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.091     1.607    U_TTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.635%)  route 0.174ns (48.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/Q
                         net (fo=4, routed)           0.174     1.820    U_TTOP/U_TSCTL/Inst_TWICtl/ddSda
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  U_TTOP/U_TSCTL/Inst_TWICtl/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_TTOP/U_TSCTL/Inst_TWICtl/busState[0]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.021    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[0]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.120     1.638    U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.068%)  route 0.178ns (48.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  U_TTOP/U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/Q
                         net (fo=4, routed)           0.178     1.824    U_TTOP/U_TSCTL/Inst_TWICtl/ddSda
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  U_TTOP/U_TSCTL/Inst_TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    U_TTOP/U_TSCTL/Inst_TWICtl/busState[1]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.021    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.639    U_TTOP/U_TSCTL/Inst_TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_DIG_CLK/U_DB_MIN/pb_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DIG_CLK/U_DB_MIN/pb_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.482    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  U_DIG_CLK/U_DB_MIN/pb_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  U_DIG_CLK/U_DB_MIN/pb_q2_reg/Q
                         net (fo=2, routed)           0.154     1.801    U_DIG_CLK/U_DB_MIN/pb_q2
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  U_DIG_CLK/U_DB_MIN/pb_debounced_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    U_DIG_CLK/U_DB_MIN/pb_debounced_i_1__0_n_0
    SLICE_X10Y118        FDRE                                         r  U_DIG_CLK/U_DB_MIN/pb_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.831     1.996    U_DIG_CLK/U_DB_MIN/clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  U_DIG_CLK/U_DB_MIN/pb_debounced_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.120     1.615    U_DIG_CLK/U_DB_MIN/pb_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.590     1.509    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.155     1.805    U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y129         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X0Y129         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.860     2.025    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y129         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X0Y129         FDSE (Hold_fdse_C_D)         0.092     1.614    U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.688%)  route 0.188ns (50.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.188     1.834    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y124         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y124         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.020    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X0Y124         FDSE (Hold_fdse_C_D)         0.092     1.632    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/TemperatureReg.temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/tempReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.190ns (48.426%)  route 0.202ns (51.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  U_TTOP/U_TSCTL/TemperatureReg.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TTOP/U_TSCTL/TemperatureReg.temp_reg[5]/Q
                         net (fo=1, routed)           0.202     1.848    U_TTOP/U_TSCTL/Inst_TWICtl/temp[5]
    SLICE_X3Y123         LUT3 (Prop_lut3_I2_O)        0.049     1.897 r  U_TTOP/U_TSCTL/Inst_TWICtl/tempReg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_TTOP/U_TSCTL/temp_0[5]
    SLICE_X3Y123         FDRE                                         r  U_TTOP/U_TSCTL/tempReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.021    U_TTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TTOP/U_TSCTL/tempReg_reg[13]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107     1.648    U_TTOP/U_TSCTL/tempReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.952%)  route 0.205ns (52.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.504    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.205     1.851    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.048     1.899 r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt0[2]
    SLICE_X0Y124         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     2.020    U_TTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[2]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.107     1.647    U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y119   U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y119   U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y119   U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y119   U_DIG_CLK/COUNTHR/COUNT_HOUR/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y113    U_DIG_CLK/U_DB_HR/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y113    U_DIG_CLK/U_DB_HR/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y114    U_DIG_CLK/U_DB_HR/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y114    U_DIG_CLK/U_DB_HR/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y114    U_DIG_CLK/U_DB_HR/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    U_DIG_CLK/U_DB_HR/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    U_DIG_CLK/U_DB_HR/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    U_DIG_CLK/U_DB_MIN/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    U_DIG_CLK/U_DB_MIN/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    U_DIG_CLK/U_DB_MIN/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    U_DIG_CLK/U_DB_HR/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    U_DIG_CLK/U_DB_HR/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y116   U_DIG_CLK/U_DB_HR/pb_q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    U_DIG_CLK/U_DB_MIN/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y118   U_DIG_CLK/U_DB_HR/pb_debounced_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_ENB/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y123   U_SEG/U_ENB/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y123   U_SEG/U_ENB/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y123   U_SEG/U_ENB/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y122   U_SEG/U_ENB/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    U_TTOP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    U_TTOP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    U_TTOP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126   U_TTOP/U_TSCTL/waitCnt_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126   U_TTOP/U_TSCTL/waitCnt_reg[9]/C



