// Seed: 3953047511
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  logic id_3 = id_0;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri0 id_16,
    input tri id_17
    , id_29,
    output wor id_18,
    output tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input wand id_23,
    output wire id_24,
    input uwire id_25,
    input uwire id_26,
    input wand id_27
);
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
