\hypertarget{struct_d_a_c___type_def}{}\section{D\+A\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{S\+W\+T\+R\+I\+GR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{D\+H\+R12\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{D\+H\+R12\+L1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{D\+H\+R8\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{D\+H\+R12\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{D\+H\+R12\+L2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{D\+H\+R8\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{D\+H\+R12\+RD}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{D\+H\+R12\+LD}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{D\+H\+R8\+RD}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{D\+O\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{D\+O\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

\subsection{Member Data Documentation}
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{}\label{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}
D\+AC control register, Address offset\+: 0x00 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L1@{D\+H\+R12\+L1}}
\index{D\+H\+R12\+L1@{D\+H\+R12\+L1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+L1}{DHR12L1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+L1}\hypertarget{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{}\label{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}
D\+AC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L2@{D\+H\+R12\+L2}}
\index{D\+H\+R12\+L2@{D\+H\+R12\+L2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+L2}{DHR12L2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+L2}\hypertarget{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{}\label{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}
D\+AC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+LD@{D\+H\+R12\+LD}}
\index{D\+H\+R12\+LD@{D\+H\+R12\+LD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+LD}{DHR12LD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+LD}\hypertarget{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{}\label{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}
D\+U\+AL D\+AC 12-\/bit left aligned data holding register, Address offset\+: 0x24 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R1@{D\+H\+R12\+R1}}
\index{D\+H\+R12\+R1@{D\+H\+R12\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+R1}{DHR12R1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+R1}\hypertarget{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{}\label{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}
D\+AC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R2@{D\+H\+R12\+R2}}
\index{D\+H\+R12\+R2@{D\+H\+R12\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+R2}{DHR12R2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+R2}\hypertarget{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{}\label{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}
D\+AC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+RD@{D\+H\+R12\+RD}}
\index{D\+H\+R12\+RD@{D\+H\+R12\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+RD}{DHR12RD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R12\+RD}\hypertarget{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{}\label{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}
Dual D\+AC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R1@{D\+H\+R8\+R1}}
\index{D\+H\+R8\+R1@{D\+H\+R8\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+R1}{DHR8R1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R8\+R1}\hypertarget{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{}\label{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}
D\+AC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R2@{D\+H\+R8\+R2}}
\index{D\+H\+R8\+R2@{D\+H\+R8\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+R2}{DHR8R2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R8\+R2}\hypertarget{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{}\label{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}
D\+AC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+RD@{D\+H\+R8\+RD}}
\index{D\+H\+R8\+RD@{D\+H\+R8\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+RD}{DHR8RD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+H\+R8\+RD}\hypertarget{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{}\label{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}
D\+U\+AL D\+AC 8-\/bit right aligned data holding register, Address offset\+: 0x28 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R1@{D\+O\+R1}}
\index{D\+O\+R1@{D\+O\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+R1}{DOR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+O\+R1}\hypertarget{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{}\label{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}
D\+AC channel1 data output register, Address offset\+: 0x2C \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R2@{D\+O\+R2}}
\index{D\+O\+R2@{D\+O\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+R2}{DOR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+D\+O\+R2}\hypertarget{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{}\label{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}
D\+AC channel2 data output register, Address offset\+: 0x30 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{}\label{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}
D\+AC status register, Address offset\+: 0x34 \index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}}
\index{S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+W\+T\+R\+I\+GR}{SWTRIGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+C\+\_\+\+Type\+Def\+::\+S\+W\+T\+R\+I\+GR}\hypertarget{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{}\label{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}
D\+AC software trigger register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
