{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FINN - Functional Verification of End-to-End Flow\n",
    "-----------------------------------------------------------------\n",
    "\n",
    "**Important: This notebook depends on the [tfc_end2end_example](tfc_end2end_example.ipynb) notebook, because we are using models that are available at intermediate steps in the end-to-end flow. So please make sure the needed .onnx files are generated to run this notebook.**\n",
    "\n",
    "In this notebook, we will show how to take the intermediate results of the end-to-end tfc example and verify their functionality with different methods. In the following picture you can see the section in the end-to-end flow about the *Simulation & Emulation Flows*. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<img src=\"verification.svg\" alt=\"Drawing\" style=\"width: 500px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the following helper functions, `showSrc` to show source code of FINN library calls and `showInNetron` to show the ONNX model at the current transformation step. The Netron displays are interactive, but they only work when running the notebook actively and not on GitHub (i.e. if you are viewing this on GitHub you'll only see blank squares)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.util.basic import make_build_dir\n",
    "from finn.util.visualization import showSrc, showInNetron\n",
    "import os\n",
    "\n",
    "build_dir = os.environ[\"FINN_BUILD_DIR\"]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To verify the simulations, a \"golden\" output is calculated as a reference. This is calculated directly from the Brevitas model using PyTorch, by running some example data from the MNIST dataset through the trained model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.10/dist-packages/torch/_tensor.py:1255: UserWarning: Named tensors and all their associated APIs are an experimental feature and subject to change. Please do not use them for anything important until they are released as stable. (Triggered internally at ../c10/core/TensorImpl.h:1758.)\n",
      "  return super(Tensor, self).rename(names)\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[-1.4090618, -1.3267527,  0.9779036, -1.2444434, -1.4090618,\n",
       "        -1.6559892, -1.3267527, -1.4913709, -1.3267527, -1.6559892]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pkgutil import get_data\n",
    "import onnx\n",
    "import onnx.numpy_helper as nph\n",
    "import torch\n",
    "from finn.util.test import get_test_model_trained\n",
    "\n",
    "fc = get_test_model_trained(\"TFC\", 1, 1)\n",
    "raw_i = get_data(\"qonnx.data\", \"onnx/mnist-conv/test_data_set_0/input_0.pb\")\n",
    "input_tensor = onnx.load_tensor_from_string(raw_i)\n",
    "input_brevitas = torch.from_numpy(nph.to_array(input_tensor).copy()).float()\n",
    "output_golden = fc.forward(input_brevitas).detach().numpy()\n",
    "output_golden"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation using Python <a id='simpy'></a>\n",
    "\n",
    "If an ONNX model consists of [standard ONNX](https://github.com/onnx/onnx/blob/main/docs/Operators.md) nodes and/or FINN custom operations that do not belong to the fpgadataflow (`backend` $\\neq$ `fpgadataflow.hls` or `backend` $\\neq$ `fpgadataflow.rtl`) this model can be checked for functionality using Python.\n",
    "\n",
    "To simulate a standard ONNX node [onnxruntime](https://github.com/microsoft/onnxruntime) is used. onnxruntime is an open source tool developed by Microsoft to run standard ONNX nodes. For the FINN custom op nodes execution, functions are defined. The following is an example of the execution function of an XNOR popcount node.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def xnorpopcountmatmul(inp0, inp1):\n",
      "    \"\"\"Simulates XNOR-popcount matrix multiplication as a regular bipolar\n",
      "    matrix multiplication followed by some post processing.\"\"\"\n",
      "    # extract the operand shapes\n",
      "    # (M, K0) = inp0.shape\n",
      "    # (K1, N) = inp1.shape\n",
      "    K0 = inp0.shape[-1]\n",
      "    K1 = inp1.shape[0]\n",
      "    # make sure shapes are compatible with matmul\n",
      "    assert K0 == K1, \"Matrix shapes are not compatible with matmul.\"\n",
      "    K = K0\n",
      "    # convert binary inputs to bipolar\n",
      "    inp0_bipolar = 2.0 * inp0 - 1.0\n",
      "    inp1_bipolar = 2.0 * inp1 - 1.0\n",
      "    # call regular numpy matrix multiplication\n",
      "    out = np.matmul(inp0_bipolar, inp1_bipolar)\n",
      "    # XNOR-popcount does not produce the regular dot product result --\n",
      "    # it returns the number of +1s after XNOR. let P be the number of +1s\n",
      "    # and N be the number of -1s. XNOR-popcount returns P, whereas the\n",
      "    # regular dot product result from numpy is P-N, so we need to apply\n",
      "    # some correction.\n",
      "    # out = P-N\n",
      "    # K = P+N\n",
      "    # out + K = 2P, so P = (out + K)/2\n",
      "    return (out + K) * 0.5\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from qonnx.custom_op.general.xnorpopcount import xnorpopcountmatmul\n",
    "showSrc(xnorpopcountmatmul)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The function contains a description of the behaviour in Python and can thus calculate the result of the node.\n",
    "\n",
    "This execution function and onnxruntime is used when `execute_onnx` from `onnx_exec` is applied to the model. The model is then simulated node by node and the result is stored in a context dictionary, which contains the values of each tensor at the end of the execution. To get the result, only the output tensor has to be extracted.\n",
    "\n",
    "The procedure is shown below. We take the model right before the nodes should be converted into HW layers and generate an input tensor to pass to the execution function. The input tensor is generated from the Brevitas example inputs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "input_dict = {\"global_in\": nph.to_array(input_tensor)}\n",
    "\n",
    "model_for_sim = ModelWrapper(build_dir+\"/tfc_w1a1_ready_for_hw_conversion.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "import finn.core.onnx_exec as oxe\n",
    "output_dict = oxe.execute_onnx(model_for_sim, input_dict, return_full_exec_context=False)\n",
    "output_pysim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_pysim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The result is compared with the theoretical \"golden\" value for verification."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation (cppsim) using C++\n",
    "\n",
    "When dealing with HLS or RTL custom op nodes in FINN the simulation using Python is no longer sufficient. If the nodes are specialized to HLS layers, the simulation using C++ can be used. To do this, the input tensor is stored in a .npy file and C++ code is generated that reads the values from the .npy array, streams them to the corresponding `finn-hlslib` function and writes the result to a new .npy file. This in turn can be read in Python and processed in the FINN flow. For this example the model after setting the folding factors in the HLS variants of the layers, please be aware that this is not the full model, but the dataflow partition, so before executing at the end of this section we have to integrate the model back into the parent model."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note: HW layer can also be converted to RTL variants, in this case \"cppsim\" is not an option we can execute. If nevertheless \"cppsim\" is selected as execution mode for the layer, the execution defaults to the parent class. Like this, networks with a mix of HLS and RTL layers can be executed using \"cppsim\" for the HLS layers.</b> \n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_for_cppsim = ModelWrapper(build_dir+\"/tfc_w1_a1_set_folding_factors.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To generate the code for this simulation and to generate the executable two transformations are used:\n",
    "* `PrepareCppSim` which generates the C++ code for the corresponding HLS layer\n",
    "* `CompileCppSim` which compules the C++ code and stores the path to the executable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(GiveUniqueNodeNames())\n",
    "model_for_cppsim = model_for_cppsim.transform(PrepareCppSim())\n",
    "model_for_cppsim = model_for_cppsim.transform(CompileCppSim())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "When we take a look at the model using netron, we can see that the transformations introduced new attributes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "ename": "OSError",
     "evalue": "[Errno 98] Address already in use",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mOSError\u001b[0m                                   Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[8], line 2\u001b[0m\n\u001b[1;32m      1\u001b[0m model_for_cppsim\u001b[38;5;241m.\u001b[39msave(build_dir\u001b[38;5;241m+\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m/tfc_w1_a1_for_cppsim.onnx\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m----> 2\u001b[0m \u001b[43mshowInNetron\u001b[49m\u001b[43m(\u001b[49m\u001b[43mbuild_dir\u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m/tfc_w1_a1_for_cppsim.onnx\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/srv/homes/ipanagou/thesis/finn/src/finn/util/visualization.py:61\u001b[0m, in \u001b[0;36mshowInNetron\u001b[0;34m(model_filename, localhost_url, port)\u001b[0m\n\u001b[1;32m     59\u001b[0m     port \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m8081\u001b[39m\n\u001b[1;32m     60\u001b[0m localhost_url \u001b[38;5;241m=\u001b[39m localhost_url \u001b[38;5;129;01mor\u001b[39;00m os\u001b[38;5;241m.\u001b[39mgetenv(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mLOCALHOST_URL\u001b[39m\u001b[38;5;124m\"\u001b[39m, default\u001b[38;5;241m=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mlocalhost\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m---> 61\u001b[0m \u001b[43mnetron\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstart\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel_filename\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43maddress\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m0.0.0.0\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mport\u001b[49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbrowse\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m)\u001b[49m\n\u001b[1;32m     62\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m IFrame(src\u001b[38;5;241m=\u001b[39m\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mhttp://\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mlocalhost_url\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m:\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mport\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m/\u001b[39m\u001b[38;5;124m\"\u001b[39m, width\u001b[38;5;241m=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m100\u001b[39m\u001b[38;5;124m%\u001b[39m\u001b[38;5;124m\"\u001b[39m, height\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m400\u001b[39m)\n",
      "File \u001b[0;32m/usr/local/lib/python3.10/dist-packages/netron/server.py:322\u001b[0m, in \u001b[0;36mstart\u001b[0;34m(file, address, browse, verbosity)\u001b[0m\n\u001b[1;32m    310\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mstart\u001b[39m(file\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mNone\u001b[39;00m, address\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mNone\u001b[39;00m, browse\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m, verbosity\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m1\u001b[39m):\n\u001b[1;32m    311\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m'''Start serving model file at address and open in web browser.\u001b[39;00m\n\u001b[1;32m    312\u001b[0m \n\u001b[1;32m    313\u001b[0m \u001b[38;5;124;03m    Args:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    320\u001b[0m \u001b[38;5;124;03m        A (host, port) address tuple.\u001b[39;00m\n\u001b[1;32m    321\u001b[0m \u001b[38;5;124;03m    '''\u001b[39;00m\n\u001b[0;32m--> 322\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mserve\u001b[49m\u001b[43m(\u001b[49m\u001b[43mfile\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mNone\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbrowse\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mbrowse\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43maddress\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43maddress\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mverbosity\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mverbosity\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/usr/local/lib/python3.10/dist-packages/netron/server.py:299\u001b[0m, in \u001b[0;36mserve\u001b[0;34m(file, data, address, browse, verbosity)\u001b[0m\n\u001b[1;32m    296\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    297\u001b[0m     address \u001b[38;5;241m=\u001b[39m _make_port(address)\n\u001b[0;32m--> 299\u001b[0m thread \u001b[38;5;241m=\u001b[39m \u001b[43m_HTTPServerThread\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcontent\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43maddress\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mverbosity\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    300\u001b[0m thread\u001b[38;5;241m.\u001b[39mstart()\n\u001b[1;32m    301\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m thread\u001b[38;5;241m.\u001b[39malive():\n",
      "File \u001b[0;32m/usr/local/lib/python3.10/dist-packages/netron/server.py:130\u001b[0m, in \u001b[0;36m_HTTPServerThread.__init__\u001b[0;34m(self, content, address, verbosity)\u001b[0m\n\u001b[1;32m    128\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39maddress \u001b[38;5;241m=\u001b[39m address\n\u001b[1;32m    129\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39murl \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mhttp://\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m+\u001b[39m address[\u001b[38;5;241m0\u001b[39m] \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m:\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;28mstr\u001b[39m(address[\u001b[38;5;241m1\u001b[39m])\n\u001b[0;32m--> 130\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver \u001b[38;5;241m=\u001b[39m \u001b[43m_ThreadedHTTPServer\u001b[49m\u001b[43m(\u001b[49m\u001b[43maddress\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43m_HTTPRequestHandler\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    131\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver\u001b[38;5;241m.\u001b[39mtimeout \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m0.25\u001b[39m\n\u001b[1;32m    132\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver\u001b[38;5;241m.\u001b[39mblock_on_close \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mFalse\u001b[39;00m\n",
      "File \u001b[0;32m/usr/lib/python3.10/socketserver.py:452\u001b[0m, in \u001b[0;36mTCPServer.__init__\u001b[0;34m(self, server_address, RequestHandlerClass, bind_and_activate)\u001b[0m\n\u001b[1;32m    450\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m bind_and_activate:\n\u001b[1;32m    451\u001b[0m     \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[0;32m--> 452\u001b[0m         \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mserver_bind\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    453\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver_activate()\n\u001b[1;32m    454\u001b[0m     \u001b[38;5;28;01mexcept\u001b[39;00m:\n",
      "File \u001b[0;32m/usr/lib/python3.10/http/server.py:137\u001b[0m, in \u001b[0;36mHTTPServer.server_bind\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    135\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mserver_bind\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m    136\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"Override server_bind to store the server name.\"\"\"\u001b[39;00m\n\u001b[0;32m--> 137\u001b[0m     \u001b[43msocketserver\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mTCPServer\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mserver_bind\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m    138\u001b[0m     host, port \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver_address[:\u001b[38;5;241m2\u001b[39m]\n\u001b[1;32m    139\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver_name \u001b[38;5;241m=\u001b[39m socket\u001b[38;5;241m.\u001b[39mgetfqdn(host)\n",
      "File \u001b[0;32m/usr/lib/python3.10/socketserver.py:466\u001b[0m, in \u001b[0;36mTCPServer.server_bind\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    464\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mallow_reuse_address:\n\u001b[1;32m    465\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msocket\u001b[38;5;241m.\u001b[39msetsockopt(socket\u001b[38;5;241m.\u001b[39mSOL_SOCKET, socket\u001b[38;5;241m.\u001b[39mSO_REUSEADDR, \u001b[38;5;241m1\u001b[39m)\n\u001b[0;32m--> 466\u001b[0m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msocket\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mbind\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mserver_address\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    467\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mserver_address \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msocket\u001b[38;5;241m.\u001b[39mgetsockname()\n",
      "\u001b[0;31mOSError\u001b[0m: [Errno 98] Address already in use"
     ]
    }
   ],
   "source": [
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")\n",
    "showInNetron(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following node attributes have been added:\n",
    "* `code_gen_dir_cppsim` indicates the directory where the files for the simulation using C++ are stored\n",
    "* `executable_path` specifies the path to the executable\n",
    "\n",
    "We take now a closer look into the files that were generated:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compile.sh\t      memblock.dat  thresh.h\n",
      "execute_MVAU_hls.cpp  node_model    weights.npy\n"
     ]
    }
   ],
   "source": [
    "from qonnx.custom_op.registry import getCustomOp\n",
    "\n",
    "fc0 = model_for_cppsim.graph.node[1]\n",
    "fc0w = getCustomOp(fc0)\n",
    "code_gen_dir = fc0w.get_nodeattr(\"code_gen_dir_cppsim\")\n",
    "!ls {code_gen_dir}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Besides the .cpp file, the folder contains .h files with the weights and thresholds. The shell script contains the compile command and *node_model* is the executable generated by compilation. Comparing this with the `executable_path` node attribute, it can be seen that it specifies exactly the path to *node_model*."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To simulate the model the execution mode(exec_mode) must be set to \"cppsim\". This is done using the transformation SetExecMode."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(SetExecMode(\"cppsim\"))\n",
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Before the model can be executed using `execute_onnx`, we integrate the child model in the parent model. The function reads then the `exec_mode` and writes the input into the correct directory in a .npy file. To be able to read this in C++, there is an additional .hpp file ([npy2apintstream.hpp](https://github.com/Xilinx/finn/blob/main/src/finn/qnn-data/cpp/npy2apintstream.hpp)) in FINN, which uses cnpy to read .npy files and convert them into streams, or to read a stream and write it into an .npy. [cnpy](https://github.com/rogersce/cnpy) is a helper to read and write .npy and .npz formates in C++.\n",
    "\n",
    "The result is again compared to the \"golden\" output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "parent_model = ModelWrapper(build_dir+\"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "sdp_node = parent_model.graph.node[1]\n",
    "child_model = build_dir + \"/tfc_w1_a1_for_cppsim.onnx\"\n",
    "getCustomOp(sdp_node).set_nodeattr(\"model\", child_model)\n",
    "output_dict = oxe.execute_onnx(parent_model, input_dict)\n",
    "output_cppsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_cppsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulation (rtlsim) using PyVerilator\n",
    "\n",
    "The emulation using [PyVerilator](https://github.com/maltanar/pyverilator) can be done after IP blocks are generated from the corresponding HLS layers or for RTL layers directly using the generated Verilog files. Pyverilator is a tool which makes it possible to simulate verilog files using verilator via a python interface.\n",
    "\n",
    "We have two ways to use rtlsim, one is to run the model node-by-node as with the simulation methods, but if the model is in the form of the dataflow partition, the part of the graph that consist of only HLS/RTL nodes could also be executed as whole."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Because at the point where we want to grab and verify the model, the model is already in split form (parent graph consisting of non-hls layers and child graph consisting only of hls layers) we first have to reference the child graph within the parent graph. This is done using the node attribute `model` for the `StreamingDataflowPartition` node.\n",
    "\n",
    "First the procedure is shown, if the child graph has ip blocks corresponding to the individual layers, then the procedure is shown, if the child graph already has a stitched IP."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of model node-by-node\n",
    "\n",
    "The child model is loaded and the `exec_mode` for each node is set. To prepare the node-by-node emulation the transformation `PrepareRTLSim` is applied to the child model. With this transformation the emulation files are created for each node and can be used directly when calling `execute_onnx()`. Each node has a new node attribute \"rtlsim_so\" after transformation, which contains the path to the corresponding emulation files. Then it is saved in a new .onnx file so that the changed model can be referenced in the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:424:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  424 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:425:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  425 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:587:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  587 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:608:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  608 | assign conv2_i_i_i_cast_fu_109_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:693:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0\n",
      "  693 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:694:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0\n",
      "  694 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_ngwc0vet/LabelSelect_hls_0.v:841:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  841 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:924:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  924 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:925:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  925 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:926:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  926 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1152:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1152 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1176:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1176 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1899:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1209_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1899 | assign zext_ln169_10_fu_1215_p1 = add_ln169_21_fu_1209_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1901:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1219_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1901 | assign zext_ln169_11_fu_1225_p1 = add_ln169_22_fu_1219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1903:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1433_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1903 | assign zext_ln169_12_fu_1439_p1 = add_ln169_25_fu_1433_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1905:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1449_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1905 | assign zext_ln169_13_fu_1455_p1 = add_ln169_27_fu_1449_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1907:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1465_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1907 | assign zext_ln169_14_fu_1471_p1 = add_ln169_29_fu_1465_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1909:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1475_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1909 | assign zext_ln169_15_fu_1481_p1 = add_ln169_30_fu_1475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1911:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1689_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1911 | assign zext_ln169_16_fu_1695_p1 = add_ln169_33_fu_1689_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1913:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1705_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1913 | assign zext_ln169_17_fu_1711_p1 = add_ln169_35_fu_1705_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1915:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1721_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1915 | assign zext_ln169_18_fu_1727_p1 = add_ln169_37_fu_1721_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1917:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1731_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1917 | assign zext_ln169_19_fu_1737_p1 = add_ln169_38_fu_1731_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1919:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_681_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1919 | assign zext_ln169_1_fu_687_p1 = add_ln169_3_fu_681_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1921:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_1945_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1921 | assign zext_ln169_20_fu_1951_p1 = add_ln169_41_fu_1945_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1923:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_1961_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1923 | assign zext_ln169_21_fu_1967_p1 = add_ln169_43_fu_1961_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1925:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_1977_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1925 | assign zext_ln169_22_fu_1983_p1 = add_ln169_45_fu_1977_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1927:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_1987_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1927 | assign zext_ln169_23_fu_1993_p1 = add_ln169_46_fu_1987_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1929:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2201_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1929 | assign zext_ln169_24_fu_2207_p1 = add_ln169_49_fu_2201_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1931:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2217_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1931 | assign zext_ln169_25_fu_2223_p1 = add_ln169_51_fu_2217_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1933:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2233_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1933 | assign zext_ln169_26_fu_2239_p1 = add_ln169_53_fu_2233_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1935:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2243_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1935 | assign zext_ln169_27_fu_2249_p1 = add_ln169_54_fu_2243_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1937:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2457_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1937 | assign zext_ln169_28_fu_2463_p1 = add_ln169_57_fu_2457_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1939:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2473_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1939 | assign zext_ln169_29_fu_2479_p1 = add_ln169_59_fu_2473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1941:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_697_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1941 | assign zext_ln169_2_fu_703_p1 = add_ln169_5_fu_697_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1943:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2489_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1943 | assign zext_ln169_30_fu_2495_p1 = add_ln169_61_fu_2489_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1945:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2499_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1945 | assign zext_ln169_31_fu_2505_p1 = add_ln169_62_fu_2499_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1947:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_65_fu_2713_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1947 | assign zext_ln169_32_fu_2719_p1 = add_ln169_65_fu_2713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1949:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_67_fu_2729_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1949 | assign zext_ln169_33_fu_2735_p1 = add_ln169_67_fu_2729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1951:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_69_fu_2745_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1951 | assign zext_ln169_34_fu_2751_p1 = add_ln169_69_fu_2745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1953:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_70_fu_2755_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1953 | assign zext_ln169_35_fu_2761_p1 = add_ln169_70_fu_2755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1955:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_73_fu_2969_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1955 | assign zext_ln169_36_fu_2975_p1 = add_ln169_73_fu_2969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1957:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_75_fu_2985_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1957 | assign zext_ln169_37_fu_2991_p1 = add_ln169_75_fu_2985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1959:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_77_fu_3001_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1959 | assign zext_ln169_38_fu_3007_p1 = add_ln169_77_fu_3001_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1961:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_78_fu_3011_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1961 | assign zext_ln169_39_fu_3017_p1 = add_ln169_78_fu_3011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1963:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_707_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1963 | assign zext_ln169_3_fu_713_p1 = add_ln169_6_fu_707_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1965:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_921_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1965 | assign zext_ln169_4_fu_927_p1 = add_ln169_9_fu_921_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1967:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_937_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1967 | assign zext_ln169_5_fu_943_p1 = add_ln169_11_fu_937_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1969:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_953_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1969 | assign zext_ln169_6_fu_959_p1 = add_ln169_13_fu_953_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1971:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_963_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1971 | assign zext_ln169_7_fu_969_p1 = add_ln169_14_fu_963_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1973:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1177_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1973 | assign zext_ln169_8_fu_1183_p1 = add_ln169_17_fu_1177_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1975:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1193_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1975 | assign zext_ln169_9_fu_1199_p1 = add_ln169_19_fu_1193_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1977:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_665_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1977 | assign zext_ln169_fu_671_p1 = add_ln169_1_fu_665_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1979:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1979 | assign zext_ln68_1_fu_885_p1 = r_13_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1981:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1981 | assign zext_ln68_2_fu_1141_p1 = r_21_fu_1135_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1983:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1983 | assign zext_ln68_3_fu_1397_p1 = r_29_fu_1391_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1985:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1985 | assign zext_ln68_4_fu_1653_p1 = r_37_fu_1647_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1987:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_1903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1987 | assign zext_ln68_5_fu_1909_p1 = r_45_fu_1903_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1989:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1989 | assign zext_ln68_6_fu_2165_p1 = r_53_fu_2159_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1991:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1991 | assign zext_ln68_7_fu_2421_p1 = r_61_fu_2415_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1993:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_2671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1993 | assign zext_ln68_8_fu_2677_p1 = r_69_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1995:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_2927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1995 | assign zext_ln68_9_fu_2933_p1 = r_77_fu_2927_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1997:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1997 | assign zext_ln68_fu_613_p1 = r_5_fu_607_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:1999:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1999 | assign zext_ln90_10_fu_853_p1 = r_11_fu_847_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2001:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2001 | assign zext_ln90_11_fu_869_p1 = r_12_fu_863_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2003:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2003 | assign zext_ln90_12_fu_901_p1 = r_14_fu_895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2005:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2005 | assign zext_ln90_13_fu_917_p1 = r_15_fu_911_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2007:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1055_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2007 | assign zext_ln90_14_fu_1061_p1 = r_16_fu_1055_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2009:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2009 | assign zext_ln90_15_fu_1077_p1 = r_17_fu_1071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2011:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2011 | assign zext_ln90_16_fu_1093_p1 = r_18_fu_1087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2013:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2013 | assign zext_ln90_17_fu_1109_p1 = r_19_fu_1103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2015:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2015 | assign zext_ln90_18_fu_1125_p1 = r_20_fu_1119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2017:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2017 | assign zext_ln90_19_fu_1157_p1 = r_22_fu_1151_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2019:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_511_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 | assign zext_ln90_1_fu_517_p1 = r_1_fu_511_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2021:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2021 | assign zext_ln90_20_fu_1173_p1 = r_23_fu_1167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2023:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1311_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2023 | assign zext_ln90_21_fu_1317_p1 = r_24_fu_1311_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2025:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2025 | assign zext_ln90_22_fu_1333_p1 = r_25_fu_1327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2027:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln90_23_fu_1349_p1 = r_26_fu_1343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2029:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln90_24_fu_1365_p1 = r_27_fu_1359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2031:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln90_25_fu_1381_p1 = r_28_fu_1375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2033:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln90_26_fu_1413_p1 = r_30_fu_1407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2035:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln90_27_fu_1429_p1 = r_31_fu_1423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2037:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1567_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln90_28_fu_1573_p1 = r_32_fu_1567_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2039:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln90_29_fu_1589_p1 = r_33_fu_1583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2041:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_535_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln90_2_fu_541_p1 = r_2_fu_535_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2043:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln90_30_fu_1605_p1 = r_34_fu_1599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2045:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln90_31_fu_1621_p1 = r_35_fu_1615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2047:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln90_32_fu_1637_p1 = r_36_fu_1631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2049:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln90_33_fu_1669_p1 = r_38_fu_1663_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2051:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln90_34_fu_1685_p1 = r_39_fu_1679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2053:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1823_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln90_35_fu_1829_p1 = r_40_fu_1823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2055:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1839_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln90_36_fu_1845_p1 = r_41_fu_1839_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2057:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln90_37_fu_1861_p1 = r_42_fu_1855_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2059:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1871_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln90_38_fu_1877_p1 = r_43_fu_1871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2061:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1887_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln90_39_fu_1893_p1 = r_44_fu_1887_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2063:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln90_3_fu_565_p1 = r_3_fu_559_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2065:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1919_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln90_40_fu_1925_p1 = r_46_fu_1919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2067:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1935_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln90_41_fu_1941_p1 = r_47_fu_1935_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2069:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln90_42_fu_2085_p1 = r_48_fu_2079_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2071:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln90_43_fu_2101_p1 = r_49_fu_2095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2073:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln90_44_fu_2117_p1 = r_50_fu_2111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2075:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln90_45_fu_2133_p1 = r_51_fu_2127_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2077:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln90_46_fu_2149_p1 = r_52_fu_2143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2079:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2175_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln90_47_fu_2181_p1 = r_54_fu_2175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2081:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2191_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln90_48_fu_2197_p1 = r_55_fu_2191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2083:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln90_49_fu_2341_p1 = r_56_fu_2335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2085:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln90_4_fu_589_p1 = r_4_fu_583_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2087:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln90_50_fu_2357_p1 = r_57_fu_2351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2089:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln90_51_fu_2373_p1 = r_58_fu_2367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2091:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln90_52_fu_2389_p1 = r_59_fu_2383_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2093:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln90_53_fu_2405_p1 = r_60_fu_2399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2095:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2431_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln90_54_fu_2437_p1 = r_62_fu_2431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2097:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2447_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln90_55_fu_2453_p1 = r_63_fu_2447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2099:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_2591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln90_56_fu_2597_p1 = r_64_fu_2591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2101:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_2607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln90_57_fu_2613_p1 = r_65_fu_2607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2103:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_2623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln90_58_fu_2629_p1 = r_66_fu_2623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2105:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_2639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln90_59_fu_2645_p1 = r_67_fu_2639_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2107:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln90_5_fu_637_p1 = r_6_fu_631_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2109:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_2655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln90_60_fu_2661_p1 = r_68_fu_2655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2111:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_2687_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln90_61_fu_2693_p1 = r_70_fu_2687_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2113:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_2703_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln90_62_fu_2709_p1 = r_71_fu_2703_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2115:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_2847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln90_63_fu_2853_p1 = r_72_fu_2847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2117:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_2863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln90_64_fu_2869_p1 = r_73_fu_2863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2119:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_2879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln90_65_fu_2885_p1 = r_74_fu_2879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2121:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_2895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln90_66_fu_2901_p1 = r_75_fu_2895_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2123:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_2911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln90_67_fu_2917_p1 = r_76_fu_2911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2125:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_2943_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln90_68_fu_2949_p1 = r_78_fu_2943_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2127:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_2959_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln90_69_fu_2965_p1 = r_79_fu_2959_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2129:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln90_6_fu_661_p1 = r_7_fu_655_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2131:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_799_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln90_7_fu_805_p1 = r_8_fu_799_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2133:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln90_8_fu_821_p1 = r_9_fu_815_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2135:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln90_9_fu_837_p1 = r_10_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2137:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_487_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln90_fu_493_p1 = r_fu_487_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2221:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_3\n",
      " 2221 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2222:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_3\n",
      " 2222 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_1yxlyqss/MVAU_hls_3.v:2364:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3\n",
      " 2364 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:487:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  487 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:488:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  488 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1349:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1349 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1350:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1350 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1351:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1351 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1352:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1352 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1863:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1863 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1887:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1887 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:1911:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1911 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2074:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign ap_phi_reg_pp0_iter0_inElem_reg_407 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2112:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3131' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign idxprom2_i_fu_2861_p1 = nf_2_reg_3131;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2248:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2248 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2250:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2250 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2252:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2252 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2254:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2254 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2256:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2256 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2258:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2258 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2260:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2260 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2262:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2262 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2574:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln108_1_fu_2887_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2576:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln108_2_fu_2902_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2578:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln108_3_fu_2917_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2580:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln108_4_fu_2932_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2582:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln108_5_fu_2947_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2584:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln108_6_fu_2962_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2586:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln108_7_fu_2977_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2588:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln108_fu_2872_p1 = p_ZL7threshs_0_q0;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2590:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1463_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln169_10_fu_1469_p1 = add_ln169_21_fu_1463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2592:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1473_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln169_11_fu_1479_p1 = add_ln169_22_fu_1473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2594:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1687_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln169_12_fu_1693_p1 = add_ln169_25_fu_1687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2596:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1703_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln169_13_fu_1709_p1 = add_ln169_27_fu_1703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2598:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1719_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln169_14_fu_1725_p1 = add_ln169_29_fu_1719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2600:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1729_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln169_15_fu_1735_p1 = add_ln169_30_fu_1729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2602:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1943_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln169_16_fu_1949_p1 = add_ln169_33_fu_1943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1959_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln169_17_fu_1965_p1 = add_ln169_35_fu_1959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2606:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1975_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln169_18_fu_1981_p1 = add_ln169_37_fu_1975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2608:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1985_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln169_19_fu_1991_p1 = add_ln169_38_fu_1985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2610:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_935_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln169_1_fu_941_p1 = add_ln169_3_fu_935_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2612:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_2199_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln169_20_fu_2205_p1 = add_ln169_41_fu_2199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2614:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_2215_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln169_21_fu_2221_p1 = add_ln169_43_fu_2215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2616:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_2231_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln169_22_fu_2237_p1 = add_ln169_45_fu_2231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2618:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_2241_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln169_23_fu_2247_p1 = add_ln169_46_fu_2241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2620:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2455_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln169_24_fu_2461_p1 = add_ln169_49_fu_2455_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2471_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln169_25_fu_2477_p1 = add_ln169_51_fu_2471_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2624:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2487_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln169_26_fu_2493_p1 = add_ln169_53_fu_2487_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2626:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2497_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln169_27_fu_2503_p1 = add_ln169_54_fu_2497_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2628:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2711_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln169_28_fu_2717_p1 = add_ln169_57_fu_2711_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2630:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2727_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln169_29_fu_2733_p1 = add_ln169_59_fu_2727_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2632:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_951_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln169_2_fu_957_p1 = add_ln169_5_fu_951_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2743_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln169_30_fu_2749_p1 = add_ln169_61_fu_2743_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2636:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2753_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln169_31_fu_2759_p1 = add_ln169_62_fu_2753_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2638:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_961_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln169_3_fu_967_p1 = add_ln169_6_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2640:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_1175_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln169_4_fu_1181_p1 = add_ln169_9_fu_1175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2642:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_1191_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln169_5_fu_1197_p1 = add_ln169_11_fu_1191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2644:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_1207_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln169_6_fu_1213_p1 = add_ln169_13_fu_1207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2646:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_1217_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln169_7_fu_1223_p1 = add_ln169_14_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2648:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1431_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln169_8_fu_1437_p1 = add_ln169_17_fu_1431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2650:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1447_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln169_9_fu_1453_p1 = add_ln169_19_fu_1447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2652:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_919_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln169_fu_925_p1 = add_ln169_1_fu_919_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2654:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_1127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln68_1_fu_1133_p1 = r_13_fu_1127_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2656:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln68_2_fu_1389_p1 = r_21_fu_1383_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2658:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln68_3_fu_1645_p1 = r_29_fu_1639_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2660:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln68_4_fu_1901_p1 = r_37_fu_1895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2662:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln68_5_fu_2157_p1 = r_45_fu_2151_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2664:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln68_6_fu_2413_p1 = r_53_fu_2407_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2666:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln68_7_fu_2669_p1 = r_61_fu_2663_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2668:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln68_fu_861_p1 = r_5_fu_855_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2670:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_1095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln90_10_fu_1101_p1 = r_11_fu_1095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2672:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_1111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln90_11_fu_1117_p1 = r_12_fu_1111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2674:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_1143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln90_12_fu_1149_p1 = r_14_fu_1143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2676:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_1159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln90_13_fu_1165_p1 = r_15_fu_1159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2678:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1303_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln90_14_fu_1309_p1 = r_16_fu_1303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2680:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1319_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln90_15_fu_1325_p1 = r_17_fu_1319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln90_16_fu_1341_p1 = r_18_fu_1335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln90_17_fu_1357_p1 = r_19_fu_1351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2686:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln90_18_fu_1373_p1 = r_20_fu_1367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2688:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln90_19_fu_1405_p1 = r_22_fu_1399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2690:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_759_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln90_1_fu_765_p1 = r_1_fu_759_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2692:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln90_20_fu_1421_p1 = r_23_fu_1415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2694:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln90_21_fu_1565_p1 = r_24_fu_1559_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2696:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1575_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln90_22_fu_1581_p1 = r_25_fu_1575_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2698:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln90_23_fu_1597_p1 = r_26_fu_1591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2700:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln90_24_fu_1613_p1 = r_27_fu_1607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2702:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln90_25_fu_1629_p1 = r_28_fu_1623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln90_26_fu_1661_p1 = r_30_fu_1655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln90_27_fu_1677_p1 = r_31_fu_1671_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2708:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln90_28_fu_1821_p1 = r_32_fu_1815_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2710:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln90_29_fu_1837_p1 = r_33_fu_1831_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2712:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_783_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln90_2_fu_789_p1 = r_2_fu_783_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2714:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln90_30_fu_1853_p1 = r_34_fu_1847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2716:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln90_31_fu_1869_p1 = r_35_fu_1863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2718:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln90_32_fu_1885_p1 = r_36_fu_1879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2720:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln90_33_fu_1917_p1 = r_38_fu_1911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2722:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln90_34_fu_1933_p1 = r_39_fu_1927_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2724:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_2071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln90_35_fu_2077_p1 = r_40_fu_2071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_2087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln90_36_fu_2093_p1 = r_41_fu_2087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_2103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln90_37_fu_2109_p1 = r_42_fu_2103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2730:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_2119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2730 | assign zext_ln90_38_fu_2125_p1 = r_43_fu_2119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2732:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_2135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2732 | assign zext_ln90_39_fu_2141_p1 = r_44_fu_2135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2734:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_807_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2734 | assign zext_ln90_3_fu_813_p1 = r_3_fu_807_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2736:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_2167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2736 | assign zext_ln90_40_fu_2173_p1 = r_46_fu_2167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2738:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_2183_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2738 | assign zext_ln90_41_fu_2189_p1 = r_47_fu_2183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2740:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2740 | assign zext_ln90_42_fu_2333_p1 = r_48_fu_2327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2742:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2742 | assign zext_ln90_43_fu_2349_p1 = r_49_fu_2343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2744:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2744 | assign zext_ln90_44_fu_2365_p1 = r_50_fu_2359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2746:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2746 | assign zext_ln90_45_fu_2381_p1 = r_51_fu_2375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2748 | assign zext_ln90_46_fu_2397_p1 = r_52_fu_2391_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2750 | assign zext_ln90_47_fu_2429_p1 = r_54_fu_2423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2752:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2752 | assign zext_ln90_48_fu_2445_p1 = r_55_fu_2439_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2754:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2754 | assign zext_ln90_49_fu_2589_p1 = r_56_fu_2583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2756:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2756 | assign zext_ln90_4_fu_837_p1 = r_4_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2758:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2758 | assign zext_ln90_50_fu_2605_p1 = r_57_fu_2599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2760:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2760 | assign zext_ln90_51_fu_2621_p1 = r_58_fu_2615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2762:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2762 | assign zext_ln90_52_fu_2637_p1 = r_59_fu_2631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2764:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2764 | assign zext_ln90_53_fu_2653_p1 = r_60_fu_2647_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2766:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2766 | assign zext_ln90_54_fu_2685_p1 = r_62_fu_2679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2768:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2695_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2768 | assign zext_ln90_55_fu_2701_p1 = r_63_fu_2695_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2770:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2770 | assign zext_ln90_5_fu_885_p1 = r_6_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2772:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2772 | assign zext_ln90_6_fu_909_p1 = r_7_fu_903_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2774:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_1047_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2774 | assign zext_ln90_7_fu_1053_p1 = r_8_fu_1047_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2776:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_1063_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2776 | assign zext_ln90_8_fu_1069_p1 = r_9_fu_1063_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2778:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_1079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2778 | assign zext_ln90_9_fu_1085_p1 = r_10_fu_1079_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2780:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_735_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2780 | assign zext_ln90_fu_741_p1 = r_fu_735_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1\n",
      " 2864 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:2865:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1\n",
      " 2865 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_mmg2dk6q/MVAU_hls_1.v:3007:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3007 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:487:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  487 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:488:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  488 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1349:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1349 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1350:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1350 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1351:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1351 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1352:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1352 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1863:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1863 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1887:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1887 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:1911:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1911 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2074:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign ap_phi_reg_pp0_iter0_inElem_reg_407 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2112:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3131' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign idxprom2_i_fu_2861_p1 = nf_2_reg_3131;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2248:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2248 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2250:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2250 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2252:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2252 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2254:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2254 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2256:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2256 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2258:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2258 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2260:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2260 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2262:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2262 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2574:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln108_1_fu_2887_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2576:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln108_2_fu_2902_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2578:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln108_3_fu_2917_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2580:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln108_4_fu_2932_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2582:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln108_5_fu_2947_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2584:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln108_6_fu_2962_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2586:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln108_7_fu_2977_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2588:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln108_fu_2872_p1 = p_ZL7threshs_0_q0;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2590:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1463_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln169_10_fu_1469_p1 = add_ln169_21_fu_1463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2592:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1473_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln169_11_fu_1479_p1 = add_ln169_22_fu_1473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2594:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1687_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln169_12_fu_1693_p1 = add_ln169_25_fu_1687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2596:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1703_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln169_13_fu_1709_p1 = add_ln169_27_fu_1703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2598:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1719_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln169_14_fu_1725_p1 = add_ln169_29_fu_1719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2600:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1729_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln169_15_fu_1735_p1 = add_ln169_30_fu_1729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2602:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1943_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln169_16_fu_1949_p1 = add_ln169_33_fu_1943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1959_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln169_17_fu_1965_p1 = add_ln169_35_fu_1959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2606:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1975_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln169_18_fu_1981_p1 = add_ln169_37_fu_1975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2608:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1985_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln169_19_fu_1991_p1 = add_ln169_38_fu_1985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2610:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_935_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln169_1_fu_941_p1 = add_ln169_3_fu_935_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2612:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_2199_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln169_20_fu_2205_p1 = add_ln169_41_fu_2199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2614:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_2215_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln169_21_fu_2221_p1 = add_ln169_43_fu_2215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2616:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_2231_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln169_22_fu_2237_p1 = add_ln169_45_fu_2231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2618:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_2241_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln169_23_fu_2247_p1 = add_ln169_46_fu_2241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2620:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2455_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln169_24_fu_2461_p1 = add_ln169_49_fu_2455_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2471_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln169_25_fu_2477_p1 = add_ln169_51_fu_2471_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2624:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2487_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln169_26_fu_2493_p1 = add_ln169_53_fu_2487_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2626:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2497_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln169_27_fu_2503_p1 = add_ln169_54_fu_2497_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2628:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2711_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln169_28_fu_2717_p1 = add_ln169_57_fu_2711_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2630:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2727_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln169_29_fu_2733_p1 = add_ln169_59_fu_2727_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2632:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_951_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln169_2_fu_957_p1 = add_ln169_5_fu_951_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2743_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln169_30_fu_2749_p1 = add_ln169_61_fu_2743_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2636:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2753_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln169_31_fu_2759_p1 = add_ln169_62_fu_2753_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2638:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_961_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln169_3_fu_967_p1 = add_ln169_6_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2640:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_1175_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln169_4_fu_1181_p1 = add_ln169_9_fu_1175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2642:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_1191_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln169_5_fu_1197_p1 = add_ln169_11_fu_1191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2644:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_1207_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln169_6_fu_1213_p1 = add_ln169_13_fu_1207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2646:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_1217_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln169_7_fu_1223_p1 = add_ln169_14_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2648:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1431_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln169_8_fu_1437_p1 = add_ln169_17_fu_1431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2650:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1447_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln169_9_fu_1453_p1 = add_ln169_19_fu_1447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2652:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_919_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln169_fu_925_p1 = add_ln169_1_fu_919_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2654:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_1127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln68_1_fu_1133_p1 = r_13_fu_1127_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2656:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln68_2_fu_1389_p1 = r_21_fu_1383_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2658:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln68_3_fu_1645_p1 = r_29_fu_1639_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2660:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln68_4_fu_1901_p1 = r_37_fu_1895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2662:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln68_5_fu_2157_p1 = r_45_fu_2151_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2664:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln68_6_fu_2413_p1 = r_53_fu_2407_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2666:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln68_7_fu_2669_p1 = r_61_fu_2663_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2668:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln68_fu_861_p1 = r_5_fu_855_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2670:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_1095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln90_10_fu_1101_p1 = r_11_fu_1095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2672:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_1111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln90_11_fu_1117_p1 = r_12_fu_1111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2674:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_1143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln90_12_fu_1149_p1 = r_14_fu_1143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2676:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_1159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln90_13_fu_1165_p1 = r_15_fu_1159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2678:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1303_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln90_14_fu_1309_p1 = r_16_fu_1303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2680:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1319_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln90_15_fu_1325_p1 = r_17_fu_1319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln90_16_fu_1341_p1 = r_18_fu_1335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln90_17_fu_1357_p1 = r_19_fu_1351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2686:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln90_18_fu_1373_p1 = r_20_fu_1367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2688:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln90_19_fu_1405_p1 = r_22_fu_1399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2690:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_759_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln90_1_fu_765_p1 = r_1_fu_759_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2692:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln90_20_fu_1421_p1 = r_23_fu_1415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2694:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln90_21_fu_1565_p1 = r_24_fu_1559_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2696:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1575_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln90_22_fu_1581_p1 = r_25_fu_1575_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2698:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln90_23_fu_1597_p1 = r_26_fu_1591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2700:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln90_24_fu_1613_p1 = r_27_fu_1607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2702:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln90_25_fu_1629_p1 = r_28_fu_1623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln90_26_fu_1661_p1 = r_30_fu_1655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln90_27_fu_1677_p1 = r_31_fu_1671_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2708:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln90_28_fu_1821_p1 = r_32_fu_1815_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2710:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln90_29_fu_1837_p1 = r_33_fu_1831_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2712:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_783_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln90_2_fu_789_p1 = r_2_fu_783_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2714:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln90_30_fu_1853_p1 = r_34_fu_1847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2716:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln90_31_fu_1869_p1 = r_35_fu_1863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2718:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln90_32_fu_1885_p1 = r_36_fu_1879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2720:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln90_33_fu_1917_p1 = r_38_fu_1911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2722:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln90_34_fu_1933_p1 = r_39_fu_1927_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2724:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_2071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln90_35_fu_2077_p1 = r_40_fu_2071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_2087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln90_36_fu_2093_p1 = r_41_fu_2087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_2103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln90_37_fu_2109_p1 = r_42_fu_2103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2730:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_2119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2730 | assign zext_ln90_38_fu_2125_p1 = r_43_fu_2119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2732:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_2135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2732 | assign zext_ln90_39_fu_2141_p1 = r_44_fu_2135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2734:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_807_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2734 | assign zext_ln90_3_fu_813_p1 = r_3_fu_807_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2736:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_2167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2736 | assign zext_ln90_40_fu_2173_p1 = r_46_fu_2167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2738:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_2183_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2738 | assign zext_ln90_41_fu_2189_p1 = r_47_fu_2183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2740:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2740 | assign zext_ln90_42_fu_2333_p1 = r_48_fu_2327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2742:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2742 | assign zext_ln90_43_fu_2349_p1 = r_49_fu_2343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2744:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2744 | assign zext_ln90_44_fu_2365_p1 = r_50_fu_2359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2746:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2746 | assign zext_ln90_45_fu_2381_p1 = r_51_fu_2375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2748 | assign zext_ln90_46_fu_2397_p1 = r_52_fu_2391_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2750 | assign zext_ln90_47_fu_2429_p1 = r_54_fu_2423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2752:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2752 | assign zext_ln90_48_fu_2445_p1 = r_55_fu_2439_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2754:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2754 | assign zext_ln90_49_fu_2589_p1 = r_56_fu_2583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2756:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2756 | assign zext_ln90_4_fu_837_p1 = r_4_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2758:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2758 | assign zext_ln90_50_fu_2605_p1 = r_57_fu_2599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2760:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2760 | assign zext_ln90_51_fu_2621_p1 = r_58_fu_2615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2762:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2762 | assign zext_ln90_52_fu_2637_p1 = r_59_fu_2631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2764:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2764 | assign zext_ln90_53_fu_2653_p1 = r_60_fu_2647_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2766:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2766 | assign zext_ln90_54_fu_2685_p1 = r_62_fu_2679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2768:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2695_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2768 | assign zext_ln90_55_fu_2701_p1 = r_63_fu_2695_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2770:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2770 | assign zext_ln90_5_fu_885_p1 = r_6_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2772:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2772 | assign zext_ln90_6_fu_909_p1 = r_7_fu_903_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2774:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_1047_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2774 | assign zext_ln90_7_fu_1053_p1 = r_8_fu_1047_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2776:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_1063_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2776 | assign zext_ln90_8_fu_1069_p1 = r_9_fu_1063_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2778:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_1079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2778 | assign zext_ln90_9_fu_1085_p1 = r_10_fu_1079_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2780:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_735_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2780 | assign zext_ln90_fu_741_p1 = r_fu_735_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2\n",
      " 2864 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:2865:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2\n",
      " 2865 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_dza03mlt/MVAU_hls_2.v:3007:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2\n",
      " 3007 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_doeuqyly'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_doeuqyly/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_doeuqyly'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_08333ttj'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_08333ttj/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_08333ttj'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:685:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  685 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:686:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  686 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:687:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  687 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:921:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  921 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:945:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  945 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:1081:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'outElem_fu_1795_p50' generates 49 bits.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      " 1081 | assign out_V_TDATA = outElem_fu_1795_p50;\n",
      "      |                    ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:1459:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance Thresholding_hls_0\n",
      " 1459 | #0 grp_Thresholding_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:1460:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance Thresholding_hls_0\n",
      " 1460 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_hp20brza/Thresholding_hls_0.v:1602:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0\n",
      " 1602 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_as17vgl7'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_as17vgl7/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_as17vgl7'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:214:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  214 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:215:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  215 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:5179:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5179 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:5180:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5180 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:5181:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5181 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:5879:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5879 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:5903:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5903 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:7500:47: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 7500 | assign ap_phi_reg_pp0_iter0_inElem_reg_1905 = 'bx;\n",
      "      |                                               ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12438:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_10_cast_fu_28380_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12438 | assign zext_ln108_10_fu_28394_p1 = zext_ln108_10_cast_fu_28380_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12440:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_11_cast_fu_28404_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12440 | assign zext_ln108_11_fu_28418_p1 = zext_ln108_11_cast_fu_28404_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12442:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_12_cast_fu_28428_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12442 | assign zext_ln108_12_fu_28442_p1 = zext_ln108_12_cast_fu_28428_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12444:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_13_cast_fu_28452_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12444 | assign zext_ln108_13_fu_28466_p1 = zext_ln108_13_cast_fu_28452_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12446:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_14_cast_fu_28476_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12446 | assign zext_ln108_14_fu_28490_p1 = zext_ln108_14_cast_fu_28476_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12448:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_15_cast_fu_28500_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12448 | assign zext_ln108_15_fu_28514_p1 = zext_ln108_15_cast_fu_28500_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12450:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_1_cast_fu_28164_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12450 | assign zext_ln108_1_fu_28178_p1 = zext_ln108_1_cast_fu_28164_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12452:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_2_cast_fu_28188_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12452 | assign zext_ln108_2_fu_28202_p1 = zext_ln108_2_cast_fu_28188_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12454:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_3_cast_fu_28212_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12454 | assign zext_ln108_3_fu_28226_p1 = zext_ln108_3_cast_fu_28212_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12456:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_4_cast_fu_28236_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12456 | assign zext_ln108_4_fu_28250_p1 = zext_ln108_4_cast_fu_28236_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12458:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_5_cast_fu_28260_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12458 | assign zext_ln108_5_fu_28274_p1 = zext_ln108_5_cast_fu_28260_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12460:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_6_cast_fu_28284_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12460 | assign zext_ln108_6_fu_28298_p1 = zext_ln108_6_cast_fu_28284_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12462:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_7_cast_fu_28308_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12462 | assign zext_ln108_7_fu_28322_p1 = zext_ln108_7_cast_fu_28308_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12464:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_8_cast_fu_28332_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12464 | assign zext_ln108_8_fu_28346_p1 = zext_ln108_8_cast_fu_28332_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12466:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_9_cast_fu_28356_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12466 | assign zext_ln108_9_fu_28370_p1 = zext_ln108_9_cast_fu_28356_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12468:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_cast_fu_28140_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12468 | assign zext_ln108_fu_28154_p1 = zext_ln108_cast_fu_28140_p6;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12470:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_172_fu_8879_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12470 | assign zext_ln169_100_fu_8885_p1 = add_ln169_172_fu_8879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12472:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_174_fu_8895_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12472 | assign zext_ln169_101_fu_8901_p1 = add_ln169_174_fu_8895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12474:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_175_fu_8905_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12474 | assign zext_ln169_102_fu_8911_p1 = add_ln169_175_fu_8905_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12476:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_177_fu_8921_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12476 | assign zext_ln169_103_fu_8927_p1 = add_ln169_177_fu_8921_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12478:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_179_fu_8937_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12478 | assign zext_ln169_104_fu_8943_p1 = add_ln169_179_fu_8937_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12480:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_180_fu_8947_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12480 | assign zext_ln169_105_fu_8953_p1 = add_ln169_180_fu_8947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12482:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_181_fu_8957_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12482 | assign zext_ln169_106_fu_8963_p1 = add_ln169_181_fu_8957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_183_fu_8973_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12484 | assign zext_ln169_107_fu_8979_p1 = add_ln169_183_fu_8973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12486:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_185_fu_8989_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12486 | assign zext_ln169_108_fu_8995_p1 = add_ln169_185_fu_8989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12488:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_186_fu_8999_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12488 | assign zext_ln169_109_fu_9005_p1 = add_ln169_186_fu_8999_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12490:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_4073_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12490 | assign zext_ln169_10_fu_4079_p1 = add_ln169_19_fu_4073_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12492:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_188_fu_9015_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12492 | assign zext_ln169_110_fu_9021_p1 = add_ln169_188_fu_9015_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12494:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_189_fu_9025_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12494 | assign zext_ln169_111_fu_9031_p1 = add_ln169_189_fu_9025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_190_fu_9035_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12496 | assign zext_ln169_112_fu_9041_p1 = add_ln169_190_fu_9035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12498:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_192_fu_9051_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12498 | assign zext_ln169_113_fu_9057_p1 = add_ln169_192_fu_9051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12500:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_193_fu_9061_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12500 | assign zext_ln169_114_fu_9067_p1 = add_ln169_193_fu_9061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12502:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_194_fu_9071_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12502 | assign zext_ln169_115_fu_9077_p1 = add_ln169_194_fu_9071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12504:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_196_fu_10263_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12504 | assign zext_ln169_116_fu_10269_p1 = add_ln169_196_fu_10263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12506:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_199_fu_10285_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12506 | assign zext_ln169_117_fu_10291_p1 = add_ln169_199_fu_10285_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_202_fu_10307_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12508 | assign zext_ln169_118_fu_10313_p1 = add_ln169_202_fu_10307_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_204_fu_10323_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12510 | assign zext_ln169_119_fu_10329_p1 = add_ln169_204_fu_10323_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12512:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_4089_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12512 | assign zext_ln169_11_fu_4095_p1 = add_ln169_21_fu_4089_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12514:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_205_fu_10333_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12514 | assign zext_ln169_120_fu_10339_p1 = add_ln169_205_fu_10333_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12516:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_208_fu_10355_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12516 | assign zext_ln169_121_fu_10361_p1 = add_ln169_208_fu_10355_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12518:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_210_fu_10371_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12518 | assign zext_ln169_122_fu_10377_p1 = add_ln169_210_fu_10371_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12520:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_211_fu_10381_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12520 | assign zext_ln169_123_fu_10387_p1 = add_ln169_211_fu_10381_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_213_fu_10397_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12522 | assign zext_ln169_124_fu_10403_p1 = add_ln169_213_fu_10397_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_214_fu_10407_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12524 | assign zext_ln169_125_fu_10413_p1 = add_ln169_214_fu_10407_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12526:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_215_fu_10417_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12526 | assign zext_ln169_126_fu_10423_p1 = add_ln169_215_fu_10417_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12528:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_217_fu_10433_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12528 | assign zext_ln169_127_fu_10439_p1 = add_ln169_217_fu_10433_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12530:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_218_fu_10443_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12530 | assign zext_ln169_128_fu_10449_p1 = add_ln169_218_fu_10443_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_221_fu_10465_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12532 | assign zext_ln169_129_fu_10471_p1 = add_ln169_221_fu_10465_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12534:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_4099_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12534 | assign zext_ln169_12_fu_4105_p1 = add_ln169_22_fu_4099_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12536:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_223_fu_10481_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12536 | assign zext_ln169_130_fu_10487_p1 = add_ln169_223_fu_10481_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12538:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_224_fu_10491_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12538 | assign zext_ln169_131_fu_10497_p1 = add_ln169_224_fu_10491_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12540:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_226_fu_10507_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12540 | assign zext_ln169_132_fu_10513_p1 = add_ln169_226_fu_10507_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12542:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_228_fu_10523_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12542 | assign zext_ln169_133_fu_10529_p1 = add_ln169_228_fu_10523_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12544:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_229_fu_10533_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12544 | assign zext_ln169_134_fu_10539_p1 = add_ln169_229_fu_10533_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12546:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_230_fu_10543_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12546 | assign zext_ln169_135_fu_10549_p1 = add_ln169_230_fu_10543_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_232_fu_10559_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12548 | assign zext_ln169_136_fu_10565_p1 = add_ln169_232_fu_10559_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_234_fu_10575_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12550 | assign zext_ln169_137_fu_10581_p1 = add_ln169_234_fu_10575_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12552:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_235_fu_10585_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12552 | assign zext_ln169_138_fu_10591_p1 = add_ln169_235_fu_10585_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_237_fu_10601_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12554 | assign zext_ln169_139_fu_10607_p1 = add_ln169_237_fu_10601_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12556:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_4121_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12556 | assign zext_ln169_13_fu_4127_p1 = add_ln169_25_fu_4121_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_238_fu_10611_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12558 | assign zext_ln169_140_fu_10617_p1 = add_ln169_238_fu_10611_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12560:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_239_fu_10621_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12560 | assign zext_ln169_141_fu_10627_p1 = add_ln169_239_fu_10621_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12562:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_241_fu_10637_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12562 | assign zext_ln169_142_fu_10643_p1 = add_ln169_241_fu_10637_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12564:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_242_fu_10647_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12564 | assign zext_ln169_143_fu_10653_p1 = add_ln169_242_fu_10647_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12566:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_243_fu_10657_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12566 | assign zext_ln169_144_fu_10663_p1 = add_ln169_243_fu_10657_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12568:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_245_fu_11849_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12568 | assign zext_ln169_145_fu_11855_p1 = add_ln169_245_fu_11849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12570:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_248_fu_11871_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12570 | assign zext_ln169_146_fu_11877_p1 = add_ln169_248_fu_11871_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_251_fu_11893_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12572 | assign zext_ln169_147_fu_11899_p1 = add_ln169_251_fu_11893_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_253_fu_11909_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12574 | assign zext_ln169_148_fu_11915_p1 = add_ln169_253_fu_11909_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12576:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_254_fu_11919_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12576 | assign zext_ln169_149_fu_11925_p1 = add_ln169_254_fu_11919_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12578:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_4137_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12578 | assign zext_ln169_14_fu_4143_p1 = add_ln169_27_fu_4137_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_257_fu_11941_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12580 | assign zext_ln169_150_fu_11947_p1 = add_ln169_257_fu_11941_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_259_fu_11957_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12582 | assign zext_ln169_151_fu_11963_p1 = add_ln169_259_fu_11957_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12584:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_260_fu_11967_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12584 | assign zext_ln169_152_fu_11973_p1 = add_ln169_260_fu_11967_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_262_fu_11983_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12586 | assign zext_ln169_153_fu_11989_p1 = add_ln169_262_fu_11983_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12588:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_263_fu_11993_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12588 | assign zext_ln169_154_fu_11999_p1 = add_ln169_263_fu_11993_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_264_fu_12003_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12590 | assign zext_ln169_155_fu_12009_p1 = add_ln169_264_fu_12003_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_266_fu_12019_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12592 | assign zext_ln169_156_fu_12025_p1 = add_ln169_266_fu_12019_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12594:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_267_fu_12029_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12594 | assign zext_ln169_157_fu_12035_p1 = add_ln169_267_fu_12029_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_270_fu_12051_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12596 | assign zext_ln169_158_fu_12057_p1 = add_ln169_270_fu_12051_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_272_fu_12067_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12598 | assign zext_ln169_159_fu_12073_p1 = add_ln169_272_fu_12067_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12600:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_28_fu_4147_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12600 | assign zext_ln169_15_fu_4153_p1 = add_ln169_28_fu_4147_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_273_fu_12077_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12602 | assign zext_ln169_160_fu_12083_p1 = add_ln169_273_fu_12077_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_275_fu_12093_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12604 | assign zext_ln169_161_fu_12099_p1 = add_ln169_275_fu_12093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_277_fu_12109_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12606 | assign zext_ln169_162_fu_12115_p1 = add_ln169_277_fu_12109_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_278_fu_12119_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12608 | assign zext_ln169_163_fu_12125_p1 = add_ln169_278_fu_12119_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12610:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_279_fu_12129_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12610 | assign zext_ln169_164_fu_12135_p1 = add_ln169_279_fu_12129_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_281_fu_12145_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12612 | assign zext_ln169_165_fu_12151_p1 = add_ln169_281_fu_12145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_283_fu_12161_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12614 | assign zext_ln169_166_fu_12167_p1 = add_ln169_283_fu_12161_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_284_fu_12171_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12616 | assign zext_ln169_167_fu_12177_p1 = add_ln169_284_fu_12171_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_286_fu_12187_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12618 | assign zext_ln169_168_fu_12193_p1 = add_ln169_286_fu_12187_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_287_fu_12197_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12620 | assign zext_ln169_169_fu_12203_p1 = add_ln169_287_fu_12197_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_4163_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12622 | assign zext_ln169_16_fu_4169_p1 = add_ln169_30_fu_4163_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_288_fu_12207_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12624 | assign zext_ln169_170_fu_12213_p1 = add_ln169_288_fu_12207_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12626:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_290_fu_12223_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12626 | assign zext_ln169_171_fu_12229_p1 = add_ln169_290_fu_12223_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12628:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_291_fu_12233_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12628 | assign zext_ln169_172_fu_12239_p1 = add_ln169_291_fu_12233_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12630:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_292_fu_12243_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12630 | assign zext_ln169_173_fu_12249_p1 = add_ln169_292_fu_12243_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12632:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_294_fu_13435_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12632 | assign zext_ln169_174_fu_13441_p1 = add_ln169_294_fu_13435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12634:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_297_fu_13457_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12634 | assign zext_ln169_175_fu_13463_p1 = add_ln169_297_fu_13457_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_300_fu_13479_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12636 | assign zext_ln169_176_fu_13485_p1 = add_ln169_300_fu_13479_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_302_fu_13495_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12638 | assign zext_ln169_177_fu_13501_p1 = add_ln169_302_fu_13495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12640:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_303_fu_13505_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12640 | assign zext_ln169_178_fu_13511_p1 = add_ln169_303_fu_13505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_306_fu_13527_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12642 | assign zext_ln169_179_fu_13533_p1 = add_ln169_306_fu_13527_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12644:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_32_fu_4179_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12644 | assign zext_ln169_17_fu_4185_p1 = add_ln169_32_fu_4179_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_308_fu_13543_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12646 | assign zext_ln169_180_fu_13549_p1 = add_ln169_308_fu_13543_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_309_fu_13553_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12648 | assign zext_ln169_181_fu_13559_p1 = add_ln169_309_fu_13553_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12650:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_311_fu_13569_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12650 | assign zext_ln169_182_fu_13575_p1 = add_ln169_311_fu_13569_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_312_fu_13579_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12652 | assign zext_ln169_183_fu_13585_p1 = add_ln169_312_fu_13579_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12654:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_313_fu_13589_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12654 | assign zext_ln169_184_fu_13595_p1 = add_ln169_313_fu_13589_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12656:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_315_fu_13605_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12656 | assign zext_ln169_185_fu_13611_p1 = add_ln169_315_fu_13605_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12658:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_316_fu_13615_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12658 | assign zext_ln169_186_fu_13621_p1 = add_ln169_316_fu_13615_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_319_fu_13637_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12660 | assign zext_ln169_187_fu_13643_p1 = add_ln169_319_fu_13637_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_321_fu_13653_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12662 | assign zext_ln169_188_fu_13659_p1 = add_ln169_321_fu_13653_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12664:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_322_fu_13663_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12664 | assign zext_ln169_189_fu_13669_p1 = add_ln169_322_fu_13663_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12666:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_4189_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12666 | assign zext_ln169_18_fu_4195_p1 = add_ln169_33_fu_4189_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_324_fu_13679_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12668 | assign zext_ln169_190_fu_13685_p1 = add_ln169_324_fu_13679_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_326_fu_13695_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12670 | assign zext_ln169_191_fu_13701_p1 = add_ln169_326_fu_13695_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12672:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_327_fu_13705_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12672 | assign zext_ln169_192_fu_13711_p1 = add_ln169_327_fu_13705_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12674:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_328_fu_13715_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12674 | assign zext_ln169_193_fu_13721_p1 = add_ln169_328_fu_13715_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_330_fu_13731_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12676 | assign zext_ln169_194_fu_13737_p1 = add_ln169_330_fu_13731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_332_fu_13747_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12678 | assign zext_ln169_195_fu_13753_p1 = add_ln169_332_fu_13747_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12680:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_333_fu_13757_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12680 | assign zext_ln169_196_fu_13763_p1 = add_ln169_333_fu_13757_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_335_fu_13773_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12682 | assign zext_ln169_197_fu_13779_p1 = add_ln169_335_fu_13773_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_336_fu_13783_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12684 | assign zext_ln169_198_fu_13789_p1 = add_ln169_336_fu_13783_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_337_fu_13793_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12686 | assign zext_ln169_199_fu_13799_p1 = add_ln169_337_fu_13793_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12688:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_34_fu_4199_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12688 | assign zext_ln169_19_fu_4205_p1 = add_ln169_34_fu_4199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12690:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_3941_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12690 | assign zext_ln169_1_fu_3947_p1 = add_ln169_3_fu_3941_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_339_fu_13809_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12692 | assign zext_ln169_200_fu_13815_p1 = add_ln169_339_fu_13809_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12694:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_340_fu_13819_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12694 | assign zext_ln169_201_fu_13825_p1 = add_ln169_340_fu_13819_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12696:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_341_fu_13829_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12696 | assign zext_ln169_202_fu_13835_p1 = add_ln169_341_fu_13829_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12698:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_343_fu_15021_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12698 | assign zext_ln169_203_fu_15027_p1 = add_ln169_343_fu_15021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12700:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_346_fu_15043_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12700 | assign zext_ln169_204_fu_15049_p1 = add_ln169_346_fu_15043_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_349_fu_15065_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12702 | assign zext_ln169_205_fu_15071_p1 = add_ln169_349_fu_15065_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_351_fu_15081_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12704 | assign zext_ln169_206_fu_15087_p1 = add_ln169_351_fu_15081_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12706:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_352_fu_15091_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12706 | assign zext_ln169_207_fu_15097_p1 = add_ln169_352_fu_15091_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_355_fu_15113_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12708 | assign zext_ln169_208_fu_15119_p1 = add_ln169_355_fu_15113_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_357_fu_15129_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12710 | assign zext_ln169_209_fu_15135_p1 = add_ln169_357_fu_15129_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_36_fu_4215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12712 | assign zext_ln169_20_fu_4221_p1 = add_ln169_36_fu_4215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12714:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_358_fu_15139_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12714 | assign zext_ln169_210_fu_15145_p1 = add_ln169_358_fu_15139_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12716:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_360_fu_15155_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12716 | assign zext_ln169_211_fu_15161_p1 = add_ln169_360_fu_15155_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12718:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_361_fu_15165_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12718 | assign zext_ln169_212_fu_15171_p1 = add_ln169_361_fu_15165_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_362_fu_15175_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12720 | assign zext_ln169_213_fu_15181_p1 = add_ln169_362_fu_15175_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12722:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_364_fu_15191_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12722 | assign zext_ln169_214_fu_15197_p1 = add_ln169_364_fu_15191_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12724:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_365_fu_15201_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12724 | assign zext_ln169_215_fu_15207_p1 = add_ln169_365_fu_15201_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12726:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_368_fu_15223_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12726 | assign zext_ln169_216_fu_15229_p1 = add_ln169_368_fu_15223_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_370_fu_15239_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12728 | assign zext_ln169_217_fu_15245_p1 = add_ln169_370_fu_15239_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_371_fu_15249_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12730 | assign zext_ln169_218_fu_15255_p1 = add_ln169_371_fu_15249_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_373_fu_15265_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12732 | assign zext_ln169_219_fu_15271_p1 = add_ln169_373_fu_15265_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12734:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_4231_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12734 | assign zext_ln169_21_fu_4237_p1 = add_ln169_38_fu_4231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_375_fu_15281_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12736 | assign zext_ln169_220_fu_15287_p1 = add_ln169_375_fu_15281_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12738:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_376_fu_15291_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12738 | assign zext_ln169_221_fu_15297_p1 = add_ln169_376_fu_15291_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12740:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_377_fu_15301_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12740 | assign zext_ln169_222_fu_15307_p1 = add_ln169_377_fu_15301_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_379_fu_15317_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12742 | assign zext_ln169_223_fu_15323_p1 = add_ln169_379_fu_15317_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_381_fu_15333_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12744 | assign zext_ln169_224_fu_15339_p1 = add_ln169_381_fu_15333_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12746:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_382_fu_15343_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12746 | assign zext_ln169_225_fu_15349_p1 = add_ln169_382_fu_15343_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_384_fu_15359_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12748 | assign zext_ln169_226_fu_15365_p1 = add_ln169_384_fu_15359_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_385_fu_15369_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12750 | assign zext_ln169_227_fu_15375_p1 = add_ln169_385_fu_15369_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_386_fu_15379_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12752 | assign zext_ln169_228_fu_15385_p1 = add_ln169_386_fu_15379_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_388_fu_15395_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12754 | assign zext_ln169_229_fu_15401_p1 = add_ln169_388_fu_15395_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12756:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_39_fu_4241_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12756 | assign zext_ln169_22_fu_4247_p1 = add_ln169_39_fu_4241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12758:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_389_fu_15405_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12758 | assign zext_ln169_230_fu_15411_p1 = add_ln169_389_fu_15405_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12760:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_390_fu_15415_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12760 | assign zext_ln169_231_fu_15421_p1 = add_ln169_390_fu_15415_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12762:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_392_fu_16607_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12762 | assign zext_ln169_232_fu_16613_p1 = add_ln169_392_fu_16607_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12764:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_395_fu_16629_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12764 | assign zext_ln169_233_fu_16635_p1 = add_ln169_395_fu_16629_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_398_fu_16651_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12766 | assign zext_ln169_234_fu_16657_p1 = add_ln169_398_fu_16651_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_400_fu_16667_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12768 | assign zext_ln169_235_fu_16673_p1 = add_ln169_400_fu_16667_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12770:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_401_fu_16677_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12770 | assign zext_ln169_236_fu_16683_p1 = add_ln169_401_fu_16677_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_404_fu_16699_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12772 | assign zext_ln169_237_fu_16705_p1 = add_ln169_404_fu_16699_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_406_fu_16715_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12774 | assign zext_ln169_238_fu_16721_p1 = add_ln169_406_fu_16715_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12776:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_407_fu_16725_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12776 | assign zext_ln169_239_fu_16731_p1 = add_ln169_407_fu_16725_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12778:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_4257_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12778 | assign zext_ln169_23_fu_4263_p1 = add_ln169_41_fu_4257_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_409_fu_16741_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12780 | assign zext_ln169_240_fu_16747_p1 = add_ln169_409_fu_16741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12782:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_410_fu_16751_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12782 | assign zext_ln169_241_fu_16757_p1 = add_ln169_410_fu_16751_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12784:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_411_fu_16761_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12784 | assign zext_ln169_242_fu_16767_p1 = add_ln169_411_fu_16761_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12786:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_413_fu_16777_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12786 | assign zext_ln169_243_fu_16783_p1 = add_ln169_413_fu_16777_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12788:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_414_fu_16787_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12788 | assign zext_ln169_244_fu_16793_p1 = add_ln169_414_fu_16787_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_417_fu_16809_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12790 | assign zext_ln169_245_fu_16815_p1 = add_ln169_417_fu_16809_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_419_fu_16825_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12792 | assign zext_ln169_246_fu_16831_p1 = add_ln169_419_fu_16825_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12794:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_420_fu_16835_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12794 | assign zext_ln169_247_fu_16841_p1 = add_ln169_420_fu_16835_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_422_fu_16851_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12796 | assign zext_ln169_248_fu_16857_p1 = add_ln169_422_fu_16851_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_424_fu_16867_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12798 | assign zext_ln169_249_fu_16873_p1 = add_ln169_424_fu_16867_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12800:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_42_fu_4267_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12800 | assign zext_ln169_24_fu_4273_p1 = add_ln169_42_fu_4267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12802:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_425_fu_16877_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12802 | assign zext_ln169_250_fu_16883_p1 = add_ln169_425_fu_16877_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12804:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_426_fu_16887_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12804 | assign zext_ln169_251_fu_16893_p1 = add_ln169_426_fu_16887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12806:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_428_fu_16903_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12806 | assign zext_ln169_252_fu_16909_p1 = add_ln169_428_fu_16903_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_430_fu_16919_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12808 | assign zext_ln169_253_fu_16925_p1 = add_ln169_430_fu_16919_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_431_fu_16929_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12810 | assign zext_ln169_254_fu_16935_p1 = add_ln169_431_fu_16929_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_433_fu_16945_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12812 | assign zext_ln169_255_fu_16951_p1 = add_ln169_433_fu_16945_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_434_fu_16955_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12814 | assign zext_ln169_256_fu_16961_p1 = add_ln169_434_fu_16955_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_435_fu_16965_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12816 | assign zext_ln169_257_fu_16971_p1 = add_ln169_435_fu_16965_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_437_fu_16981_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12818 | assign zext_ln169_258_fu_16987_p1 = add_ln169_437_fu_16981_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12820:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_438_fu_16991_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12820 | assign zext_ln169_259_fu_16997_p1 = add_ln169_438_fu_16991_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12822:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_4277_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12822 | assign zext_ln169_25_fu_4283_p1 = add_ln169_43_fu_4277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12824:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_439_fu_17001_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12824 | assign zext_ln169_260_fu_17007_p1 = add_ln169_439_fu_17001_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12826:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_441_fu_18193_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12826 | assign zext_ln169_261_fu_18199_p1 = add_ln169_441_fu_18193_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12828:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_444_fu_18215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12828 | assign zext_ln169_262_fu_18221_p1 = add_ln169_444_fu_18215_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_447_fu_18237_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12830 | assign zext_ln169_263_fu_18243_p1 = add_ln169_447_fu_18237_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_449_fu_18253_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12832 | assign zext_ln169_264_fu_18259_p1 = add_ln169_449_fu_18253_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12834:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_450_fu_18263_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12834 | assign zext_ln169_265_fu_18269_p1 = add_ln169_450_fu_18263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12836:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_453_fu_18285_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12836 | assign zext_ln169_266_fu_18291_p1 = add_ln169_453_fu_18285_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_455_fu_18301_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12838 | assign zext_ln169_267_fu_18307_p1 = add_ln169_455_fu_18301_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_456_fu_18311_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12840 | assign zext_ln169_268_fu_18317_p1 = add_ln169_456_fu_18311_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_458_fu_18327_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12842 | assign zext_ln169_269_fu_18333_p1 = add_ln169_458_fu_18327_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12844:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_4293_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12844 | assign zext_ln169_26_fu_4299_p1 = add_ln169_45_fu_4293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_459_fu_18337_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12846 | assign zext_ln169_270_fu_18343_p1 = add_ln169_459_fu_18337_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_460_fu_18347_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12848 | assign zext_ln169_271_fu_18353_p1 = add_ln169_460_fu_18347_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_462_fu_18363_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12850 | assign zext_ln169_272_fu_18369_p1 = add_ln169_462_fu_18363_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12852:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_463_fu_18373_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12852 | assign zext_ln169_273_fu_18379_p1 = add_ln169_463_fu_18373_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_466_fu_18395_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12854 | assign zext_ln169_274_fu_18401_p1 = add_ln169_466_fu_18395_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_468_fu_18411_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12856 | assign zext_ln169_275_fu_18417_p1 = add_ln169_468_fu_18411_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_469_fu_18421_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12858 | assign zext_ln169_276_fu_18427_p1 = add_ln169_469_fu_18421_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_471_fu_18437_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12860 | assign zext_ln169_277_fu_18443_p1 = add_ln169_471_fu_18437_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_473_fu_18453_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12862 | assign zext_ln169_278_fu_18459_p1 = add_ln169_473_fu_18453_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_474_fu_18463_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12864 | assign zext_ln169_279_fu_18469_p1 = add_ln169_474_fu_18463_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12866:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_4303_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12866 | assign zext_ln169_27_fu_4309_p1 = add_ln169_46_fu_4303_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12868:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_475_fu_18473_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12868 | assign zext_ln169_280_fu_18479_p1 = add_ln169_475_fu_18473_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_477_fu_18489_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12870 | assign zext_ln169_281_fu_18495_p1 = add_ln169_477_fu_18489_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12872:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_479_fu_18505_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12872 | assign zext_ln169_282_fu_18511_p1 = add_ln169_479_fu_18505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12874:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_480_fu_18515_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12874 | assign zext_ln169_283_fu_18521_p1 = add_ln169_480_fu_18515_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_482_fu_18531_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12876 | assign zext_ln169_284_fu_18537_p1 = add_ln169_482_fu_18531_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_483_fu_18541_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12878 | assign zext_ln169_285_fu_18547_p1 = add_ln169_483_fu_18541_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_484_fu_18551_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12880 | assign zext_ln169_286_fu_18557_p1 = add_ln169_484_fu_18551_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_486_fu_18567_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12882 | assign zext_ln169_287_fu_18573_p1 = add_ln169_486_fu_18567_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12884:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_487_fu_18577_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12884 | assign zext_ln169_288_fu_18583_p1 = add_ln169_487_fu_18577_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12886:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_488_fu_18587_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12886 | assign zext_ln169_289_fu_18593_p1 = add_ln169_488_fu_18587_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12888:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_47_fu_4313_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12888 | assign zext_ln169_28_fu_4319_p1 = add_ln169_47_fu_4313_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12890:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_490_fu_19779_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12890 | assign zext_ln169_290_fu_19785_p1 = add_ln169_490_fu_19779_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12892:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_493_fu_19801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12892 | assign zext_ln169_291_fu_19807_p1 = add_ln169_493_fu_19801_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_496_fu_19823_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12894 | assign zext_ln169_292_fu_19829_p1 = add_ln169_496_fu_19823_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12896:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_498_fu_19839_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12896 | assign zext_ln169_293_fu_19845_p1 = add_ln169_498_fu_19839_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12898:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_499_fu_19849_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12898 | assign zext_ln169_294_fu_19855_p1 = add_ln169_499_fu_19849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_502_fu_19871_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12900 | assign zext_ln169_295_fu_19877_p1 = add_ln169_502_fu_19871_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12902:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_504_fu_19887_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12902 | assign zext_ln169_296_fu_19893_p1 = add_ln169_504_fu_19887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12904:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_505_fu_19897_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12904 | assign zext_ln169_297_fu_19903_p1 = add_ln169_505_fu_19897_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_507_fu_19913_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12906 | assign zext_ln169_298_fu_19919_p1 = add_ln169_507_fu_19913_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_508_fu_19923_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12908 | assign zext_ln169_299_fu_19929_p1 = add_ln169_508_fu_19923_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12910:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_5505_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12910 | assign zext_ln169_29_fu_5511_p1 = add_ln169_49_fu_5505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12912:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_3963_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12912 | assign zext_ln169_2_fu_3969_p1 = add_ln169_6_fu_3963_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_509_fu_19933_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12914 | assign zext_ln169_300_fu_19939_p1 = add_ln169_509_fu_19933_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12916:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_511_fu_19949_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12916 | assign zext_ln169_301_fu_19955_p1 = add_ln169_511_fu_19949_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12918:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_512_fu_19959_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12918 | assign zext_ln169_302_fu_19965_p1 = add_ln169_512_fu_19959_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12920:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_515_fu_19981_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12920 | assign zext_ln169_303_fu_19987_p1 = add_ln169_515_fu_19981_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_517_fu_19997_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12922 | assign zext_ln169_304_fu_20003_p1 = add_ln169_517_fu_19997_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12924:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_518_fu_20007_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12924 | assign zext_ln169_305_fu_20013_p1 = add_ln169_518_fu_20007_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_520_fu_20023_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12926 | assign zext_ln169_306_fu_20029_p1 = add_ln169_520_fu_20023_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_522_fu_20039_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12928 | assign zext_ln169_307_fu_20045_p1 = add_ln169_522_fu_20039_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12930:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_523_fu_20049_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12930 | assign zext_ln169_308_fu_20055_p1 = add_ln169_523_fu_20049_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12932:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_524_fu_20059_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12932 | assign zext_ln169_309_fu_20065_p1 = add_ln169_524_fu_20059_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12934:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_52_fu_5527_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12934 | assign zext_ln169_30_fu_5533_p1 = add_ln169_52_fu_5527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12936:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_526_fu_20075_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12936 | assign zext_ln169_310_fu_20081_p1 = add_ln169_526_fu_20075_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12938:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_528_fu_20091_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12938 | assign zext_ln169_311_fu_20097_p1 = add_ln169_528_fu_20091_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12940:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_529_fu_20101_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12940 | assign zext_ln169_312_fu_20107_p1 = add_ln169_529_fu_20101_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_531_fu_20117_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12942 | assign zext_ln169_313_fu_20123_p1 = add_ln169_531_fu_20117_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12944:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_532_fu_20127_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12944 | assign zext_ln169_314_fu_20133_p1 = add_ln169_532_fu_20127_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12946:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_533_fu_20137_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12946 | assign zext_ln169_315_fu_20143_p1 = add_ln169_533_fu_20137_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12948:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_535_fu_20153_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12948 | assign zext_ln169_316_fu_20159_p1 = add_ln169_535_fu_20153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12950:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_536_fu_20163_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12950 | assign zext_ln169_317_fu_20169_p1 = add_ln169_536_fu_20163_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12952:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_537_fu_20173_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12952 | assign zext_ln169_318_fu_20179_p1 = add_ln169_537_fu_20173_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12954:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_539_fu_21365_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12954 | assign zext_ln169_319_fu_21371_p1 = add_ln169_539_fu_21365_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12956:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_55_fu_5549_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12956 | assign zext_ln169_31_fu_5555_p1 = add_ln169_55_fu_5549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12958:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_542_fu_21387_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12958 | assign zext_ln169_320_fu_21393_p1 = add_ln169_542_fu_21387_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12960:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_545_fu_21409_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12960 | assign zext_ln169_321_fu_21415_p1 = add_ln169_545_fu_21409_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_547_fu_21425_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12962 | assign zext_ln169_322_fu_21431_p1 = add_ln169_547_fu_21425_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12964:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_548_fu_21435_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12964 | assign zext_ln169_323_fu_21441_p1 = add_ln169_548_fu_21435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_551_fu_21457_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12966 | assign zext_ln169_324_fu_21463_p1 = add_ln169_551_fu_21457_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_553_fu_21473_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12968 | assign zext_ln169_325_fu_21479_p1 = add_ln169_553_fu_21473_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_554_fu_21483_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12970 | assign zext_ln169_326_fu_21489_p1 = add_ln169_554_fu_21483_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_556_fu_21499_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12972 | assign zext_ln169_327_fu_21505_p1 = add_ln169_556_fu_21499_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_557_fu_21509_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12974 | assign zext_ln169_328_fu_21515_p1 = add_ln169_557_fu_21509_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12976:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_558_fu_21519_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12976 | assign zext_ln169_329_fu_21525_p1 = add_ln169_558_fu_21519_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12978:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_5565_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12978 | assign zext_ln169_32_fu_5571_p1 = add_ln169_57_fu_5565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12980:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_560_fu_21535_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12980 | assign zext_ln169_330_fu_21541_p1 = add_ln169_560_fu_21535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12982:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_561_fu_21545_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12982 | assign zext_ln169_331_fu_21551_p1 = add_ln169_561_fu_21545_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12984:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_564_fu_21567_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12984 | assign zext_ln169_332_fu_21573_p1 = add_ln169_564_fu_21567_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_566_fu_21583_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12986 | assign zext_ln169_333_fu_21589_p1 = add_ln169_566_fu_21583_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_567_fu_21593_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12988 | assign zext_ln169_334_fu_21599_p1 = add_ln169_567_fu_21593_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_569_fu_21609_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12990 | assign zext_ln169_335_fu_21615_p1 = add_ln169_569_fu_21609_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12992:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_571_fu_21625_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12992 | assign zext_ln169_336_fu_21631_p1 = add_ln169_571_fu_21625_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12994:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_572_fu_21635_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12994 | assign zext_ln169_337_fu_21641_p1 = add_ln169_572_fu_21635_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12996:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_573_fu_21645_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12996 | assign zext_ln169_338_fu_21651_p1 = add_ln169_573_fu_21645_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:12998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_575_fu_21661_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12998 | assign zext_ln169_339_fu_21667_p1 = add_ln169_575_fu_21661_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13000:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_58_fu_5575_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13000 | assign zext_ln169_33_fu_5581_p1 = add_ln169_58_fu_5575_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_577_fu_21677_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13002 | assign zext_ln169_340_fu_21683_p1 = add_ln169_577_fu_21677_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13004:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_578_fu_21687_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13004 | assign zext_ln169_341_fu_21693_p1 = add_ln169_578_fu_21687_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13006:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_580_fu_21703_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13006 | assign zext_ln169_342_fu_21709_p1 = add_ln169_580_fu_21703_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_581_fu_21713_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13008 | assign zext_ln169_343_fu_21719_p1 = add_ln169_581_fu_21713_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13010:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_582_fu_21723_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13010 | assign zext_ln169_344_fu_21729_p1 = add_ln169_582_fu_21723_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13012:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_584_fu_21739_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13012 | assign zext_ln169_345_fu_21745_p1 = add_ln169_584_fu_21739_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13014:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_585_fu_21749_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13014 | assign zext_ln169_346_fu_21755_p1 = add_ln169_585_fu_21749_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13016:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_586_fu_21759_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13016 | assign zext_ln169_347_fu_21765_p1 = add_ln169_586_fu_21759_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13018:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_588_fu_22951_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13018 | assign zext_ln169_348_fu_22957_p1 = add_ln169_588_fu_22951_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13020:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_591_fu_22973_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13020 | assign zext_ln169_349_fu_22979_p1 = add_ln169_591_fu_22973_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13022:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_5597_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13022 | assign zext_ln169_34_fu_5603_p1 = add_ln169_61_fu_5597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13024:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_594_fu_22995_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13024 | assign zext_ln169_350_fu_23001_p1 = add_ln169_594_fu_22995_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_596_fu_23011_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13026 | assign zext_ln169_351_fu_23017_p1 = add_ln169_596_fu_23011_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13028:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_597_fu_23021_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13028 | assign zext_ln169_352_fu_23027_p1 = add_ln169_597_fu_23021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_600_fu_23043_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13030 | assign zext_ln169_353_fu_23049_p1 = add_ln169_600_fu_23043_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_602_fu_23059_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13032 | assign zext_ln169_354_fu_23065_p1 = add_ln169_602_fu_23059_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_603_fu_23069_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13034 | assign zext_ln169_355_fu_23075_p1 = add_ln169_603_fu_23069_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_605_fu_23085_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13036 | assign zext_ln169_356_fu_23091_p1 = add_ln169_605_fu_23085_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_606_fu_23095_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13038 | assign zext_ln169_357_fu_23101_p1 = add_ln169_606_fu_23095_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_607_fu_23105_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13040 | assign zext_ln169_358_fu_23111_p1 = add_ln169_607_fu_23105_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_609_fu_23121_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13042 | assign zext_ln169_359_fu_23127_p1 = add_ln169_609_fu_23121_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13044:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_63_fu_5613_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13044 | assign zext_ln169_35_fu_5619_p1 = add_ln169_63_fu_5613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13046:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_610_fu_23131_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13046 | assign zext_ln169_360_fu_23137_p1 = add_ln169_610_fu_23131_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13048:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_613_fu_23153_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13048 | assign zext_ln169_361_fu_23159_p1 = add_ln169_613_fu_23153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_615_fu_23169_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13050 | assign zext_ln169_362_fu_23175_p1 = add_ln169_615_fu_23169_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13052:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_616_fu_23179_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13052 | assign zext_ln169_363_fu_23185_p1 = add_ln169_616_fu_23179_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_618_fu_23195_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13054 | assign zext_ln169_364_fu_23201_p1 = add_ln169_618_fu_23195_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_620_fu_23211_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13056 | assign zext_ln169_365_fu_23217_p1 = add_ln169_620_fu_23211_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_621_fu_23221_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13058 | assign zext_ln169_366_fu_23227_p1 = add_ln169_621_fu_23221_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13060:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_622_fu_23231_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13060 | assign zext_ln169_367_fu_23237_p1 = add_ln169_622_fu_23231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_624_fu_23247_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13062 | assign zext_ln169_368_fu_23253_p1 = add_ln169_624_fu_23247_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_626_fu_23263_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13064 | assign zext_ln169_369_fu_23269_p1 = add_ln169_626_fu_23263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13066:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_64_fu_5623_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13066 | assign zext_ln169_36_fu_5629_p1 = add_ln169_64_fu_5623_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13068:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_627_fu_23273_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13068 | assign zext_ln169_370_fu_23279_p1 = add_ln169_627_fu_23273_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_629_fu_23289_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13070 | assign zext_ln169_371_fu_23295_p1 = add_ln169_629_fu_23289_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13072:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_630_fu_23299_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13072 | assign zext_ln169_372_fu_23305_p1 = add_ln169_630_fu_23299_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_631_fu_23309_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13074 | assign zext_ln169_373_fu_23315_p1 = add_ln169_631_fu_23309_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13076:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_633_fu_23325_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13076 | assign zext_ln169_374_fu_23331_p1 = add_ln169_633_fu_23325_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13078:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_634_fu_23335_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13078 | assign zext_ln169_375_fu_23341_p1 = add_ln169_634_fu_23335_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13080:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_635_fu_23345_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13080 | assign zext_ln169_376_fu_23351_p1 = add_ln169_635_fu_23345_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13082:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_637_fu_24537_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13082 | assign zext_ln169_377_fu_24543_p1 = add_ln169_637_fu_24537_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13084:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_640_fu_24559_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13084 | assign zext_ln169_378_fu_24565_p1 = add_ln169_640_fu_24559_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_643_fu_24581_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13086 | assign zext_ln169_379_fu_24587_p1 = add_ln169_643_fu_24581_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13088:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_66_fu_5639_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13088 | assign zext_ln169_37_fu_5645_p1 = add_ln169_66_fu_5639_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13090:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_645_fu_24597_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13090 | assign zext_ln169_380_fu_24603_p1 = add_ln169_645_fu_24597_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13092:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_646_fu_24607_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13092 | assign zext_ln169_381_fu_24613_p1 = add_ln169_646_fu_24607_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_649_fu_24629_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13094 | assign zext_ln169_382_fu_24635_p1 = add_ln169_649_fu_24629_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_651_fu_24645_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13096 | assign zext_ln169_383_fu_24651_p1 = add_ln169_651_fu_24645_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_652_fu_24655_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13098 | assign zext_ln169_384_fu_24661_p1 = add_ln169_652_fu_24655_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_654_fu_24671_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13100 | assign zext_ln169_385_fu_24677_p1 = add_ln169_654_fu_24671_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_655_fu_24681_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13102 | assign zext_ln169_386_fu_24687_p1 = add_ln169_655_fu_24681_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_656_fu_24691_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13104 | assign zext_ln169_387_fu_24697_p1 = add_ln169_656_fu_24691_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_658_fu_24707_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13106 | assign zext_ln169_388_fu_24713_p1 = add_ln169_658_fu_24707_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13108:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_659_fu_24717_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13108 | assign zext_ln169_389_fu_24723_p1 = add_ln169_659_fu_24717_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13110:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_67_fu_5649_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13110 | assign zext_ln169_38_fu_5655_p1 = add_ln169_67_fu_5649_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_662_fu_24739_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13112 | assign zext_ln169_390_fu_24745_p1 = add_ln169_662_fu_24739_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13114:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_664_fu_24755_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13114 | assign zext_ln169_391_fu_24761_p1 = add_ln169_664_fu_24755_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13116:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_665_fu_24765_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13116 | assign zext_ln169_392_fu_24771_p1 = add_ln169_665_fu_24765_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_667_fu_24781_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13118 | assign zext_ln169_393_fu_24787_p1 = add_ln169_667_fu_24781_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_669_fu_24797_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13120 | assign zext_ln169_394_fu_24803_p1 = add_ln169_669_fu_24797_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_670_fu_24807_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13122 | assign zext_ln169_395_fu_24813_p1 = add_ln169_670_fu_24807_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13124:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_671_fu_24817_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13124 | assign zext_ln169_396_fu_24823_p1 = add_ln169_671_fu_24817_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_673_fu_24833_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13126 | assign zext_ln169_397_fu_24839_p1 = add_ln169_673_fu_24833_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_675_fu_24849_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13128 | assign zext_ln169_398_fu_24855_p1 = add_ln169_675_fu_24849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13130:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_676_fu_24859_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13130 | assign zext_ln169_399_fu_24865_p1 = add_ln169_676_fu_24859_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13132:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_68_fu_5659_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13132 | assign zext_ln169_39_fu_5665_p1 = add_ln169_68_fu_5659_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13134:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_8_fu_3979_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13134 | assign zext_ln169_3_fu_3985_p1 = add_ln169_8_fu_3979_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_678_fu_24875_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13136 | assign zext_ln169_400_fu_24881_p1 = add_ln169_678_fu_24875_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13138:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_679_fu_24885_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13138 | assign zext_ln169_401_fu_24891_p1 = add_ln169_679_fu_24885_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13140:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_680_fu_24895_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13140 | assign zext_ln169_402_fu_24901_p1 = add_ln169_680_fu_24895_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13142:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_682_fu_24911_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13142 | assign zext_ln169_403_fu_24917_p1 = add_ln169_682_fu_24911_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13144:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_683_fu_24921_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13144 | assign zext_ln169_404_fu_24927_p1 = add_ln169_683_fu_24921_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13146:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_684_fu_24931_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13146 | assign zext_ln169_405_fu_24937_p1 = add_ln169_684_fu_24931_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13148:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_686_fu_26123_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13148 | assign zext_ln169_406_fu_26129_p1 = add_ln169_686_fu_26123_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13150:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_689_fu_26145_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13150 | assign zext_ln169_407_fu_26151_p1 = add_ln169_689_fu_26145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_692_fu_26167_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13152 | assign zext_ln169_408_fu_26173_p1 = add_ln169_692_fu_26167_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_694_fu_26183_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13154 | assign zext_ln169_409_fu_26189_p1 = add_ln169_694_fu_26183_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13156:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_70_fu_5675_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13156 | assign zext_ln169_40_fu_5681_p1 = add_ln169_70_fu_5675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13158:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_695_fu_26193_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13158 | assign zext_ln169_410_fu_26199_p1 = add_ln169_695_fu_26193_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_698_fu_26215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13160 | assign zext_ln169_411_fu_26221_p1 = add_ln169_698_fu_26215_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_700_fu_26231_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13162 | assign zext_ln169_412_fu_26237_p1 = add_ln169_700_fu_26231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13164:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_701_fu_26241_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13164 | assign zext_ln169_413_fu_26247_p1 = add_ln169_701_fu_26241_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_703_fu_26257_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13166 | assign zext_ln169_414_fu_26263_p1 = add_ln169_703_fu_26257_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_704_fu_26267_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13168 | assign zext_ln169_415_fu_26273_p1 = add_ln169_704_fu_26267_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_705_fu_26277_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13170 | assign zext_ln169_416_fu_26283_p1 = add_ln169_705_fu_26277_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13172:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_707_fu_26293_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13172 | assign zext_ln169_417_fu_26299_p1 = add_ln169_707_fu_26293_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13174:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_708_fu_26303_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13174 | assign zext_ln169_418_fu_26309_p1 = add_ln169_708_fu_26303_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_711_fu_26325_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13176 | assign zext_ln169_419_fu_26331_p1 = add_ln169_711_fu_26325_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13178:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_71_fu_5685_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13178 | assign zext_ln169_41_fu_5691_p1 = add_ln169_71_fu_5685_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_713_fu_26341_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13180 | assign zext_ln169_420_fu_26347_p1 = add_ln169_713_fu_26341_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_714_fu_26351_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13182 | assign zext_ln169_421_fu_26357_p1 = add_ln169_714_fu_26351_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13184:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_716_fu_26367_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13184 | assign zext_ln169_422_fu_26373_p1 = add_ln169_716_fu_26367_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_718_fu_26383_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13186 | assign zext_ln169_423_fu_26389_p1 = add_ln169_718_fu_26383_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13188:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_719_fu_26393_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13188 | assign zext_ln169_424_fu_26399_p1 = add_ln169_719_fu_26393_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13190:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_720_fu_26403_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13190 | assign zext_ln169_425_fu_26409_p1 = add_ln169_720_fu_26403_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_722_fu_26419_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13192 | assign zext_ln169_426_fu_26425_p1 = add_ln169_722_fu_26419_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_724_fu_26435_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13194 | assign zext_ln169_427_fu_26441_p1 = add_ln169_724_fu_26435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_725_fu_26445_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13196 | assign zext_ln169_428_fu_26451_p1 = add_ln169_725_fu_26445_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_727_fu_26461_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13198 | assign zext_ln169_429_fu_26467_p1 = add_ln169_727_fu_26461_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13200:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_74_fu_5707_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13200 | assign zext_ln169_42_fu_5713_p1 = add_ln169_74_fu_5707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_728_fu_26471_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13202 | assign zext_ln169_430_fu_26477_p1 = add_ln169_728_fu_26471_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13204:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_729_fu_26481_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13204 | assign zext_ln169_431_fu_26487_p1 = add_ln169_729_fu_26481_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13206:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_731_fu_26497_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13206 | assign zext_ln169_432_fu_26503_p1 = add_ln169_731_fu_26497_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13208:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_732_fu_26507_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13208 | assign zext_ln169_433_fu_26513_p1 = add_ln169_732_fu_26507_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13210:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_733_fu_26517_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13210 | assign zext_ln169_434_fu_26523_p1 = add_ln169_733_fu_26517_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13212:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_735_fu_27709_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13212 | assign zext_ln169_435_fu_27715_p1 = add_ln169_735_fu_27709_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13214:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_738_fu_27731_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13214 | assign zext_ln169_436_fu_27737_p1 = add_ln169_738_fu_27731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_741_fu_27753_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13216 | assign zext_ln169_437_fu_27759_p1 = add_ln169_741_fu_27753_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13218:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_743_fu_27769_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13218 | assign zext_ln169_438_fu_27775_p1 = add_ln169_743_fu_27769_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13220:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_744_fu_27779_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13220 | assign zext_ln169_439_fu_27785_p1 = add_ln169_744_fu_27779_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13222:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_76_fu_5723_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13222 | assign zext_ln169_43_fu_5729_p1 = add_ln169_76_fu_5723_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_747_fu_27801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13224 | assign zext_ln169_440_fu_27807_p1 = add_ln169_747_fu_27801_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_749_fu_27817_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13226 | assign zext_ln169_441_fu_27823_p1 = add_ln169_749_fu_27817_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13228:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_750_fu_27827_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13228 | assign zext_ln169_442_fu_27833_p1 = add_ln169_750_fu_27827_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_752_fu_27843_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13230 | assign zext_ln169_443_fu_27849_p1 = add_ln169_752_fu_27843_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_753_fu_27853_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13232 | assign zext_ln169_444_fu_27859_p1 = add_ln169_753_fu_27853_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_754_fu_27863_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13234 | assign zext_ln169_445_fu_27869_p1 = add_ln169_754_fu_27863_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_756_fu_27879_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13236 | assign zext_ln169_446_fu_27885_p1 = add_ln169_756_fu_27879_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13238:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_757_fu_27889_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13238 | assign zext_ln169_447_fu_27895_p1 = add_ln169_757_fu_27889_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_760_fu_27911_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13240 | assign zext_ln169_448_fu_27917_p1 = add_ln169_760_fu_27911_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_762_fu_27927_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13242 | assign zext_ln169_449_fu_27933_p1 = add_ln169_762_fu_27927_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13244:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_77_fu_5733_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13244 | assign zext_ln169_44_fu_5739_p1 = add_ln169_77_fu_5733_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13246:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_763_fu_27937_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13246 | assign zext_ln169_450_fu_27943_p1 = add_ln169_763_fu_27937_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_765_fu_27953_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13248 | assign zext_ln169_451_fu_27959_p1 = add_ln169_765_fu_27953_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13250:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_767_fu_27969_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13250 | assign zext_ln169_452_fu_27975_p1 = add_ln169_767_fu_27969_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13252:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_768_fu_27979_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13252 | assign zext_ln169_453_fu_27985_p1 = add_ln169_768_fu_27979_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13254:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_769_fu_27989_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13254 | assign zext_ln169_454_fu_27995_p1 = add_ln169_769_fu_27989_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_771_fu_28005_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13256 | assign zext_ln169_455_fu_28011_p1 = add_ln169_771_fu_28005_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_773_fu_28021_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13258 | assign zext_ln169_456_fu_28027_p1 = add_ln169_773_fu_28021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13260:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_774_fu_28031_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13260 | assign zext_ln169_457_fu_28037_p1 = add_ln169_774_fu_28031_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_776_fu_28047_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13262 | assign zext_ln169_458_fu_28053_p1 = add_ln169_776_fu_28047_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_777_fu_28057_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13264 | assign zext_ln169_459_fu_28063_p1 = add_ln169_777_fu_28057_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13266:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_79_fu_5749_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13266 | assign zext_ln169_45_fu_5755_p1 = add_ln169_79_fu_5749_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13268:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_778_fu_28067_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13268 | assign zext_ln169_460_fu_28073_p1 = add_ln169_778_fu_28067_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13270:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_780_fu_28083_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13270 | assign zext_ln169_461_fu_28089_p1 = add_ln169_780_fu_28083_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13272:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_781_fu_28093_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13272 | assign zext_ln169_462_fu_28099_p1 = add_ln169_781_fu_28093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13274:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_782_fu_28103_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13274 | assign zext_ln169_463_fu_28109_p1 = add_ln169_782_fu_28103_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13276:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_81_fu_5765_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13276 | assign zext_ln169_46_fu_5771_p1 = add_ln169_81_fu_5765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13278:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_82_fu_5775_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13278 | assign zext_ln169_47_fu_5781_p1 = add_ln169_82_fu_5775_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13280:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_83_fu_5785_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13280 | assign zext_ln169_48_fu_5791_p1 = add_ln169_83_fu_5785_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13282:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_85_fu_5801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13282 | assign zext_ln169_49_fu_5807_p1 = add_ln169_85_fu_5801_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13284:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_3989_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13284 | assign zext_ln169_4_fu_3995_p1 = add_ln169_9_fu_3989_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_87_fu_5817_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13286 | assign zext_ln169_50_fu_5823_p1 = add_ln169_87_fu_5817_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13288:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_88_fu_5827_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13288 | assign zext_ln169_51_fu_5833_p1 = add_ln169_88_fu_5827_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13290:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_90_fu_5843_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13290 | assign zext_ln169_52_fu_5849_p1 = add_ln169_90_fu_5843_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13292:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_91_fu_5853_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13292 | assign zext_ln169_53_fu_5859_p1 = add_ln169_91_fu_5853_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_92_fu_5863_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13294 | assign zext_ln169_54_fu_5869_p1 = add_ln169_92_fu_5863_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13296:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_94_fu_5879_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13296 | assign zext_ln169_55_fu_5885_p1 = add_ln169_94_fu_5879_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13298:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_95_fu_5889_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13298 | assign zext_ln169_56_fu_5895_p1 = add_ln169_95_fu_5889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13300:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_96_fu_5899_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13300 | assign zext_ln169_57_fu_5905_p1 = add_ln169_96_fu_5899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13302:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_98_fu_7091_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13302 | assign zext_ln169_58_fu_7097_p1 = add_ln169_98_fu_7091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13304:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_101_fu_7113_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13304 | assign zext_ln169_59_fu_7119_p1 = add_ln169_101_fu_7113_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13306:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_12_fu_4011_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13306 | assign zext_ln169_5_fu_4017_p1 = add_ln169_12_fu_4011_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13308:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_104_fu_7135_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13308 | assign zext_ln169_60_fu_7141_p1 = add_ln169_104_fu_7135_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_106_fu_7151_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13310 | assign zext_ln169_61_fu_7157_p1 = add_ln169_106_fu_7151_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13312:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_107_fu_7161_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13312 | assign zext_ln169_62_fu_7167_p1 = add_ln169_107_fu_7161_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_110_fu_7183_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13314 | assign zext_ln169_63_fu_7189_p1 = add_ln169_110_fu_7183_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_112_fu_7199_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13316 | assign zext_ln169_64_fu_7205_p1 = add_ln169_112_fu_7199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13318:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_113_fu_7209_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13318 | assign zext_ln169_65_fu_7215_p1 = add_ln169_113_fu_7209_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_115_fu_7225_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13320 | assign zext_ln169_66_fu_7231_p1 = add_ln169_115_fu_7225_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_116_fu_7235_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13322 | assign zext_ln169_67_fu_7241_p1 = add_ln169_116_fu_7235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13324:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_117_fu_7245_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13324 | assign zext_ln169_68_fu_7251_p1 = add_ln169_117_fu_7245_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13326:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_119_fu_7261_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13326 | assign zext_ln169_69_fu_7267_p1 = add_ln169_119_fu_7261_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13328:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_4027_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13328 | assign zext_ln169_6_fu_4033_p1 = add_ln169_14_fu_4027_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13330:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_120_fu_7271_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13330 | assign zext_ln169_70_fu_7277_p1 = add_ln169_120_fu_7271_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13332:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_123_fu_7293_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13332 | assign zext_ln169_71_fu_7299_p1 = add_ln169_123_fu_7293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13334:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_125_fu_7309_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13334 | assign zext_ln169_72_fu_7315_p1 = add_ln169_125_fu_7309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13336:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_126_fu_7319_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13336 | assign zext_ln169_73_fu_7325_p1 = add_ln169_126_fu_7319_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_128_fu_7335_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13338 | assign zext_ln169_74_fu_7341_p1 = add_ln169_128_fu_7335_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13340:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_130_fu_7351_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13340 | assign zext_ln169_75_fu_7357_p1 = add_ln169_130_fu_7351_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13342:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_131_fu_7361_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13342 | assign zext_ln169_76_fu_7367_p1 = add_ln169_131_fu_7361_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13344:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_132_fu_7371_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13344 | assign zext_ln169_77_fu_7377_p1 = add_ln169_132_fu_7371_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_134_fu_7387_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13346 | assign zext_ln169_78_fu_7393_p1 = add_ln169_134_fu_7387_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13348:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_136_fu_7403_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13348 | assign zext_ln169_79_fu_7409_p1 = add_ln169_136_fu_7403_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13350:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_15_fu_4037_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13350 | assign zext_ln169_7_fu_4043_p1 = add_ln169_15_fu_4037_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13352:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_137_fu_7413_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13352 | assign zext_ln169_80_fu_7419_p1 = add_ln169_137_fu_7413_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_139_fu_7429_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13354 | assign zext_ln169_81_fu_7435_p1 = add_ln169_139_fu_7429_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13356:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_140_fu_7439_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13356 | assign zext_ln169_82_fu_7445_p1 = add_ln169_140_fu_7439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_141_fu_7449_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13358 | assign zext_ln169_83_fu_7455_p1 = add_ln169_141_fu_7449_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13360:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_143_fu_7465_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13360 | assign zext_ln169_84_fu_7471_p1 = add_ln169_143_fu_7465_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13362:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_144_fu_7475_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13362 | assign zext_ln169_85_fu_7481_p1 = add_ln169_144_fu_7475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13364:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_145_fu_7485_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13364 | assign zext_ln169_86_fu_7491_p1 = add_ln169_145_fu_7485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13366:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_147_fu_8677_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13366 | assign zext_ln169_87_fu_8683_p1 = add_ln169_147_fu_8677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13368:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_150_fu_8699_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13368 | assign zext_ln169_88_fu_8705_p1 = add_ln169_150_fu_8699_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13370:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_153_fu_8721_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13370 | assign zext_ln169_89_fu_8727_p1 = add_ln169_153_fu_8721_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13372:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_4053_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13372 | assign zext_ln169_8_fu_4059_p1 = add_ln169_17_fu_4053_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13374:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_155_fu_8737_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13374 | assign zext_ln169_90_fu_8743_p1 = add_ln169_155_fu_8737_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13376:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_156_fu_8747_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13376 | assign zext_ln169_91_fu_8753_p1 = add_ln169_156_fu_8747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13378:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_159_fu_8769_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13378 | assign zext_ln169_92_fu_8775_p1 = add_ln169_159_fu_8769_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13380:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_161_fu_8785_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13380 | assign zext_ln169_93_fu_8791_p1 = add_ln169_161_fu_8785_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_162_fu_8795_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13382 | assign zext_ln169_94_fu_8801_p1 = add_ln169_162_fu_8795_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_164_fu_8811_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13384 | assign zext_ln169_95_fu_8817_p1 = add_ln169_164_fu_8811_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13386:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_165_fu_8821_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13386 | assign zext_ln169_96_fu_8827_p1 = add_ln169_165_fu_8821_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_166_fu_8831_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13388 | assign zext_ln169_97_fu_8837_p1 = add_ln169_166_fu_8831_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13390:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_168_fu_8847_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13390 | assign zext_ln169_98_fu_8853_p1 = add_ln169_168_fu_8847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13392:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_169_fu_8857_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13392 | assign zext_ln169_99_fu_8863_p1 = add_ln169_169_fu_8857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13394:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_18_fu_4063_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13394 | assign zext_ln169_9_fu_4069_p1 = add_ln169_18_fu_4063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13396:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_fu_3919_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13396 | assign zext_ln169_fu_3925_p1 = add_ln169_fu_3919_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_100_fu_6345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13398 | assign zext_ln90_100_fu_6351_p1 = r_100_fu_6345_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_101_fu_6361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13400 | assign zext_ln90_101_fu_6367_p1 = r_101_fu_6361_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_102_fu_6377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln90_102_fu_6383_p1 = r_102_fu_6377_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_103_fu_6393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln90_103_fu_6399_p1 = r_103_fu_6393_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_104_fu_6409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln90_104_fu_6415_p1 = r_104_fu_6409_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13408:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_105_fu_6425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln90_105_fu_6431_p1 = r_105_fu_6425_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13410:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_106_fu_6441_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln90_106_fu_6447_p1 = r_106_fu_6441_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_107_fu_6457_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln90_107_fu_6463_p1 = r_107_fu_6457_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_108_fu_6473_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln90_108_fu_6479_p1 = r_108_fu_6473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13416:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_109_fu_6489_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln90_109_fu_6495_p1 = r_109_fu_6489_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13418:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_2997_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln90_10_fu_3003_p1 = r_10_fu_2997_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_110_fu_6505_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln90_110_fu_6511_p1 = r_110_fu_6505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_111_fu_6521_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln90_111_fu_6527_p1 = r_111_fu_6521_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_112_fu_6537_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln90_112_fu_6543_p1 = r_112_fu_6537_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_113_fu_6553_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln90_113_fu_6559_p1 = r_113_fu_6553_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_114_fu_6569_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln90_114_fu_6575_p1 = r_114_fu_6569_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_115_fu_6585_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln90_115_fu_6591_p1 = r_115_fu_6585_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13432:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_116_fu_6601_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln90_116_fu_6607_p1 = r_116_fu_6601_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_117_fu_6617_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln90_117_fu_6623_p1 = r_117_fu_6617_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_118_fu_6633_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln90_118_fu_6639_p1 = r_118_fu_6633_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13438:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_119_fu_6649_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln90_119_fu_6655_p1 = r_119_fu_6649_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13440:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_3021_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln90_11_fu_3027_p1 = r_11_fu_3021_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_120_fu_6665_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln90_120_fu_6671_p1 = r_120_fu_6665_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_121_fu_6681_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln90_121_fu_6687_p1 = r_121_fu_6681_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_122_fu_6697_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln90_122_fu_6703_p1 = r_122_fu_6697_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_123_fu_6713_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln90_123_fu_6719_p1 = r_123_fu_6713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_124_fu_6729_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln90_124_fu_6735_p1 = r_124_fu_6729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_125_fu_6745_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln90_125_fu_6751_p1 = r_125_fu_6745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13454:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_126_fu_6761_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln90_126_fu_6767_p1 = r_126_fu_6761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_127_fu_6777_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln90_127_fu_6783_p1 = r_127_fu_6777_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_128_fu_6793_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln90_128_fu_6799_p1 = r_128_fu_6793_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13460:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_129_fu_6809_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln90_129_fu_6815_p1 = r_129_fu_6809_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13462:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_3045_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln90_12_fu_3051_p1 = r_12_fu_3045_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_130_fu_6825_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln90_130_fu_6831_p1 = r_130_fu_6825_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_131_fu_6841_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln90_131_fu_6847_p1 = r_131_fu_6841_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_132_fu_6857_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln90_132_fu_6863_p1 = r_132_fu_6857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_133_fu_6873_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln90_133_fu_6879_p1 = r_133_fu_6873_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_134_fu_6889_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln90_134_fu_6895_p1 = r_134_fu_6889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_135_fu_6905_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln90_135_fu_6911_p1 = r_135_fu_6905_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_136_fu_6921_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln90_136_fu_6927_p1 = r_136_fu_6921_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_137_fu_6937_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln90_137_fu_6943_p1 = r_137_fu_6937_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_138_fu_6953_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln90_138_fu_6959_p1 = r_138_fu_6953_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13482:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_139_fu_6969_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln90_139_fu_6975_p1 = r_139_fu_6969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13484:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_3069_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln90_13_fu_3075_p1 = r_13_fu_3069_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_140_fu_6985_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln90_140_fu_6991_p1 = r_140_fu_6985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_141_fu_7001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln90_141_fu_7007_p1 = r_141_fu_7001_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_142_fu_7017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln90_142_fu_7023_p1 = r_142_fu_7017_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_143_fu_7033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln90_143_fu_7039_p1 = r_143_fu_7033_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_144_fu_7049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln90_144_fu_7055_p1 = r_144_fu_7049_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13496:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_145_fu_7065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln90_145_fu_7071_p1 = r_145_fu_7065_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13498:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_146_fu_7081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln90_146_fu_7087_p1 = r_146_fu_7081_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_147_fu_7899_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln90_147_fu_7905_p1 = r_147_fu_7899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_148_fu_7915_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln90_148_fu_7921_p1 = r_148_fu_7915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13504:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_149_fu_7931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln90_149_fu_7937_p1 = r_149_fu_7931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13506:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_3093_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln90_14_fu_3099_p1 = r_14_fu_3093_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_150_fu_7947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln90_150_fu_7953_p1 = r_150_fu_7947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_151_fu_7963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln90_151_fu_7969_p1 = r_151_fu_7963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_152_fu_7979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln90_152_fu_7985_p1 = r_152_fu_7979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_153_fu_7995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln90_153_fu_8001_p1 = r_153_fu_7995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_154_fu_8011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln90_154_fu_8017_p1 = r_154_fu_8011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_155_fu_8027_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln90_155_fu_8033_p1 = r_155_fu_8027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_156_fu_8043_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln90_156_fu_8049_p1 = r_156_fu_8043_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_157_fu_8059_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln90_157_fu_8065_p1 = r_157_fu_8059_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_158_fu_8075_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln90_158_fu_8081_p1 = r_158_fu_8075_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13526:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_159_fu_8091_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln90_159_fu_8097_p1 = r_159_fu_8091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13528:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_3117_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln90_15_fu_3123_p1 = r_15_fu_3117_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_160_fu_8107_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln90_160_fu_8113_p1 = r_160_fu_8107_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_161_fu_8123_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln90_161_fu_8129_p1 = r_161_fu_8123_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_162_fu_8139_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln90_162_fu_8145_p1 = r_162_fu_8139_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_163_fu_8155_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln90_163_fu_8161_p1 = r_163_fu_8155_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_164_fu_8171_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln90_164_fu_8177_p1 = r_164_fu_8171_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13540:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_165_fu_8187_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln90_165_fu_8193_p1 = r_165_fu_8187_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13542:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_166_fu_8203_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln90_166_fu_8209_p1 = r_166_fu_8203_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_167_fu_8219_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln90_167_fu_8225_p1 = r_167_fu_8219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_168_fu_8235_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln90_168_fu_8241_p1 = r_168_fu_8235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13548:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_169_fu_8251_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln90_169_fu_8257_p1 = r_169_fu_8251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13550:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_3141_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln90_16_fu_3147_p1 = r_16_fu_3141_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13552:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_170_fu_8267_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln90_170_fu_8273_p1 = r_170_fu_8267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13554:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_171_fu_8283_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln90_171_fu_8289_p1 = r_171_fu_8283_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13556:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_172_fu_8299_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln90_172_fu_8305_p1 = r_172_fu_8299_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13558:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_173_fu_8315_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln90_173_fu_8321_p1 = r_173_fu_8315_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_174_fu_8331_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln90_174_fu_8337_p1 = r_174_fu_8331_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13562:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_175_fu_8347_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln90_175_fu_8353_p1 = r_175_fu_8347_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13564:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_176_fu_8363_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln90_176_fu_8369_p1 = r_176_fu_8363_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_177_fu_8379_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln90_177_fu_8385_p1 = r_177_fu_8379_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_178_fu_8395_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln90_178_fu_8401_p1 = r_178_fu_8395_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13570:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_179_fu_8411_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln90_179_fu_8417_p1 = r_179_fu_8411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_3165_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln90_17_fu_3171_p1 = r_17_fu_3165_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13574:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_180_fu_8427_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln90_180_fu_8433_p1 = r_180_fu_8427_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13576:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_181_fu_8443_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln90_181_fu_8449_p1 = r_181_fu_8443_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13578:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_182_fu_8459_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln90_182_fu_8465_p1 = r_182_fu_8459_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13580:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_183_fu_8475_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln90_183_fu_8481_p1 = r_183_fu_8475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_184_fu_8491_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln90_184_fu_8497_p1 = r_184_fu_8491_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13584:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_185_fu_8507_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln90_185_fu_8513_p1 = r_185_fu_8507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13586:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_186_fu_8523_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln90_186_fu_8529_p1 = r_186_fu_8523_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13588:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_187_fu_8539_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln90_187_fu_8545_p1 = r_187_fu_8539_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13590:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_188_fu_8555_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln90_188_fu_8561_p1 = r_188_fu_8555_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13592:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_189_fu_8571_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln90_189_fu_8577_p1 = r_189_fu_8571_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_3189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln90_18_fu_3195_p1 = r_18_fu_3189_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13596:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_190_fu_8587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln90_190_fu_8593_p1 = r_190_fu_8587_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13598:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_191_fu_8603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln90_191_fu_8609_p1 = r_191_fu_8603_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13600:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_192_fu_8619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln90_192_fu_8625_p1 = r_192_fu_8619_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13602:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_193_fu_8635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln90_193_fu_8641_p1 = r_193_fu_8635_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13604:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_194_fu_8651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln90_194_fu_8657_p1 = r_194_fu_8651_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13606:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_195_fu_8667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln90_195_fu_8673_p1 = r_195_fu_8667_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13608:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_196_fu_9485_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln90_196_fu_9491_p1 = r_196_fu_9485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13610:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_197_fu_9501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln90_197_fu_9507_p1 = r_197_fu_9501_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13612:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_198_fu_9517_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln90_198_fu_9523_p1 = r_198_fu_9517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13614:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_199_fu_9533_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln90_199_fu_9539_p1 = r_199_fu_9533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_3213_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln90_19_fu_3219_p1 = r_19_fu_3213_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13618:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_2781_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln90_1_fu_2787_p1 = r_1_fu_2781_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13620:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_200_fu_9549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln90_200_fu_9555_p1 = r_200_fu_9549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13622:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_201_fu_9565_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln90_201_fu_9571_p1 = r_201_fu_9565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13624:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_202_fu_9581_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln90_202_fu_9587_p1 = r_202_fu_9581_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13626:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_203_fu_9597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln90_203_fu_9603_p1 = r_203_fu_9597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13628:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_204_fu_9613_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln90_204_fu_9619_p1 = r_204_fu_9613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13630:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_205_fu_9629_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln90_205_fu_9635_p1 = r_205_fu_9629_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13632:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_206_fu_9645_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln90_206_fu_9651_p1 = r_206_fu_9645_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13634:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_207_fu_9661_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln90_207_fu_9667_p1 = r_207_fu_9661_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13636:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_208_fu_9677_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln90_208_fu_9683_p1 = r_208_fu_9677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13638:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_209_fu_9693_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln90_209_fu_9699_p1 = r_209_fu_9693_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13640:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_3237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln90_20_fu_3243_p1 = r_20_fu_3237_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13642:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_210_fu_9709_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln90_210_fu_9715_p1 = r_210_fu_9709_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13644:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_211_fu_9725_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln90_211_fu_9731_p1 = r_211_fu_9725_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13646:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_212_fu_9741_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln90_212_fu_9747_p1 = r_212_fu_9741_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13648:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_213_fu_9757_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln90_213_fu_9763_p1 = r_213_fu_9757_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13650:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_214_fu_9773_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln90_214_fu_9779_p1 = r_214_fu_9773_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_215_fu_9789_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln90_215_fu_9795_p1 = r_215_fu_9789_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13654:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_216_fu_9805_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln90_216_fu_9811_p1 = r_216_fu_9805_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13656:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_217_fu_9821_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln90_217_fu_9827_p1 = r_217_fu_9821_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13658:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_218_fu_9837_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln90_218_fu_9843_p1 = r_218_fu_9837_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13660:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_219_fu_9853_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln90_219_fu_9859_p1 = r_219_fu_9853_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13662:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_3261_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln90_21_fu_3267_p1 = r_21_fu_3261_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13664:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_220_fu_9869_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln90_220_fu_9875_p1 = r_220_fu_9869_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_221_fu_9885_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln90_221_fu_9891_p1 = r_221_fu_9885_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13668:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_222_fu_9901_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln90_222_fu_9907_p1 = r_222_fu_9901_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13670:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_223_fu_9917_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln90_223_fu_9923_p1 = r_223_fu_9917_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13672:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_224_fu_9933_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln90_224_fu_9939_p1 = r_224_fu_9933_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13674:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_225_fu_9949_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln90_225_fu_9955_p1 = r_225_fu_9949_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13676:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_226_fu_9965_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln90_226_fu_9971_p1 = r_226_fu_9965_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13678:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_227_fu_9981_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln90_227_fu_9987_p1 = r_227_fu_9981_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_228_fu_9997_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln90_228_fu_10003_p1 = r_228_fu_9997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13682:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_229_fu_10013_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln90_229_fu_10019_p1 = r_229_fu_10013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_3285_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln90_22_fu_3291_p1 = r_22_fu_3285_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_230_fu_10029_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln90_230_fu_10035_p1 = r_230_fu_10029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_231_fu_10045_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln90_231_fu_10051_p1 = r_231_fu_10045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_232_fu_10061_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln90_232_fu_10067_p1 = r_232_fu_10061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_233_fu_10077_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln90_233_fu_10083_p1 = r_233_fu_10077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_234_fu_10093_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln90_234_fu_10099_p1 = r_234_fu_10093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_235_fu_10109_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln90_235_fu_10115_p1 = r_235_fu_10109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_236_fu_10125_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln90_236_fu_10131_p1 = r_236_fu_10125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_237_fu_10141_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln90_237_fu_10147_p1 = r_237_fu_10141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_238_fu_10157_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln90_238_fu_10163_p1 = r_238_fu_10157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13704:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_239_fu_10173_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln90_239_fu_10179_p1 = r_239_fu_10173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_3309_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln90_23_fu_3315_p1 = r_23_fu_3309_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_240_fu_10189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln90_240_fu_10195_p1 = r_240_fu_10189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_241_fu_10205_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln90_241_fu_10211_p1 = r_241_fu_10205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_242_fu_10221_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln90_242_fu_10227_p1 = r_242_fu_10221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_243_fu_10237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln90_243_fu_10243_p1 = r_243_fu_10237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_244_fu_10253_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln90_244_fu_10259_p1 = r_244_fu_10253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_245_fu_11071_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln90_245_fu_11077_p1 = r_245_fu_11071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_246_fu_11087_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln90_246_fu_11093_p1 = r_246_fu_11087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_247_fu_11103_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln90_247_fu_11109_p1 = r_247_fu_11103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_248_fu_11119_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln90_248_fu_11125_p1 = r_248_fu_11119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13726:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_249_fu_11135_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln90_249_fu_11141_p1 = r_249_fu_11135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_3333_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln90_24_fu_3339_p1 = r_24_fu_3333_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_250_fu_11151_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln90_250_fu_11157_p1 = r_250_fu_11151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_251_fu_11167_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln90_251_fu_11173_p1 = r_251_fu_11167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_252_fu_11183_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln90_252_fu_11189_p1 = r_252_fu_11183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_253_fu_11199_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln90_253_fu_11205_p1 = r_253_fu_11199_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_254_fu_11215_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln90_254_fu_11221_p1 = r_254_fu_11215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_255_fu_11231_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln90_255_fu_11237_p1 = r_255_fu_11231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_256_fu_11247_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln90_256_fu_11253_p1 = r_256_fu_11247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_257_fu_11263_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln90_257_fu_11269_p1 = r_257_fu_11263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_258_fu_11279_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln90_258_fu_11285_p1 = r_258_fu_11279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13748:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_259_fu_11295_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln90_259_fu_11301_p1 = r_259_fu_11295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_3357_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln90_25_fu_3363_p1 = r_25_fu_3357_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_260_fu_11311_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln90_260_fu_11317_p1 = r_260_fu_11311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_261_fu_11327_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln90_261_fu_11333_p1 = r_261_fu_11327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_262_fu_11343_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln90_262_fu_11349_p1 = r_262_fu_11343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_263_fu_11359_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln90_263_fu_11365_p1 = r_263_fu_11359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_264_fu_11375_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln90_264_fu_11381_p1 = r_264_fu_11375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_265_fu_11391_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln90_265_fu_11397_p1 = r_265_fu_11391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_266_fu_11407_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln90_266_fu_11413_p1 = r_266_fu_11407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_267_fu_11423_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln90_267_fu_11429_p1 = r_267_fu_11423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_268_fu_11439_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln90_268_fu_11445_p1 = r_268_fu_11439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13770:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_269_fu_11455_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln90_269_fu_11461_p1 = r_269_fu_11455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13772:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_3381_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln90_26_fu_3387_p1 = r_26_fu_3381_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_270_fu_11471_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln90_270_fu_11477_p1 = r_270_fu_11471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_271_fu_11487_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln90_271_fu_11493_p1 = r_271_fu_11487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_272_fu_11503_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln90_272_fu_11509_p1 = r_272_fu_11503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_273_fu_11519_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln90_273_fu_11525_p1 = r_273_fu_11519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_274_fu_11535_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln90_274_fu_11541_p1 = r_274_fu_11535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_275_fu_11551_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln90_275_fu_11557_p1 = r_275_fu_11551_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_276_fu_11567_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln90_276_fu_11573_p1 = r_276_fu_11567_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_277_fu_11583_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln90_277_fu_11589_p1 = r_277_fu_11583_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_278_fu_11599_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln90_278_fu_11605_p1 = r_278_fu_11599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_279_fu_11615_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln90_279_fu_11621_p1 = r_279_fu_11615_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_3405_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln90_27_fu_3411_p1 = r_27_fu_3405_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_280_fu_11631_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln90_280_fu_11637_p1 = r_280_fu_11631_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_281_fu_11647_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln90_281_fu_11653_p1 = r_281_fu_11647_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_282_fu_11663_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln90_282_fu_11669_p1 = r_282_fu_11663_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_283_fu_11679_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln90_283_fu_11685_p1 = r_283_fu_11679_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_284_fu_11695_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln90_284_fu_11701_p1 = r_284_fu_11695_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_285_fu_11711_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln90_285_fu_11717_p1 = r_285_fu_11711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_286_fu_11727_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln90_286_fu_11733_p1 = r_286_fu_11727_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_287_fu_11743_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln90_287_fu_11749_p1 = r_287_fu_11743_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_288_fu_11759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln90_288_fu_11765_p1 = r_288_fu_11759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_289_fu_11775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln90_289_fu_11781_p1 = r_289_fu_11775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_3429_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln90_28_fu_3435_p1 = r_28_fu_3429_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_290_fu_11791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln90_290_fu_11797_p1 = r_290_fu_11791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_291_fu_11807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln90_291_fu_11813_p1 = r_291_fu_11807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_292_fu_11823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln90_292_fu_11829_p1 = r_292_fu_11823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_293_fu_11839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln90_293_fu_11845_p1 = r_293_fu_11839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_294_fu_12657_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln90_294_fu_12663_p1 = r_294_fu_12657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_295_fu_12673_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln90_295_fu_12679_p1 = r_295_fu_12673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_296_fu_12689_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln90_296_fu_12695_p1 = r_296_fu_12689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_297_fu_12705_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln90_297_fu_12711_p1 = r_297_fu_12705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_298_fu_12721_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln90_298_fu_12727_p1 = r_298_fu_12721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_299_fu_12737_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln90_299_fu_12743_p1 = r_299_fu_12737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_3453_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln90_29_fu_3459_p1 = r_29_fu_3453_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13840:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_2805_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln90_2_fu_2811_p1 = r_2_fu_2805_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_300_fu_12753_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln90_300_fu_12759_p1 = r_300_fu_12753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_301_fu_12769_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln90_301_fu_12775_p1 = r_301_fu_12769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_302_fu_12785_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln90_302_fu_12791_p1 = r_302_fu_12785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_303_fu_12801_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln90_303_fu_12807_p1 = r_303_fu_12801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_304_fu_12817_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln90_304_fu_12823_p1 = r_304_fu_12817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_305_fu_12833_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln90_305_fu_12839_p1 = r_305_fu_12833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_306_fu_12849_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln90_306_fu_12855_p1 = r_306_fu_12849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_307_fu_12865_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln90_307_fu_12871_p1 = r_307_fu_12865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_308_fu_12881_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln90_308_fu_12887_p1 = r_308_fu_12881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13860:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_309_fu_12897_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln90_309_fu_12903_p1 = r_309_fu_12897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13862:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_3477_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln90_30_fu_3483_p1 = r_30_fu_3477_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_310_fu_12913_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln90_310_fu_12919_p1 = r_310_fu_12913_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_311_fu_12929_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln90_311_fu_12935_p1 = r_311_fu_12929_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_312_fu_12945_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln90_312_fu_12951_p1 = r_312_fu_12945_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_313_fu_12961_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln90_313_fu_12967_p1 = r_313_fu_12961_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_314_fu_12977_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln90_314_fu_12983_p1 = r_314_fu_12977_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_315_fu_12993_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln90_315_fu_12999_p1 = r_315_fu_12993_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_316_fu_13009_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln90_316_fu_13015_p1 = r_316_fu_13009_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_317_fu_13025_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln90_317_fu_13031_p1 = r_317_fu_13025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_318_fu_13041_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln90_318_fu_13047_p1 = r_318_fu_13041_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13882:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_319_fu_13057_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln90_319_fu_13063_p1 = r_319_fu_13057_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13884:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_3501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln90_31_fu_3507_p1 = r_31_fu_3501_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_320_fu_13073_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln90_320_fu_13079_p1 = r_320_fu_13073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_321_fu_13089_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln90_321_fu_13095_p1 = r_321_fu_13089_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_322_fu_13105_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln90_322_fu_13111_p1 = r_322_fu_13105_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_323_fu_13121_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln90_323_fu_13127_p1 = r_323_fu_13121_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_324_fu_13137_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln90_324_fu_13143_p1 = r_324_fu_13137_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_325_fu_13153_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln90_325_fu_13159_p1 = r_325_fu_13153_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_326_fu_13169_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln90_326_fu_13175_p1 = r_326_fu_13169_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_327_fu_13185_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln90_327_fu_13191_p1 = r_327_fu_13185_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_328_fu_13201_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln90_328_fu_13207_p1 = r_328_fu_13201_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13904:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_329_fu_13217_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln90_329_fu_13223_p1 = r_329_fu_13217_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13906:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_3525_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln90_32_fu_3531_p1 = r_32_fu_3525_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_330_fu_13233_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln90_330_fu_13239_p1 = r_330_fu_13233_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_331_fu_13249_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln90_331_fu_13255_p1 = r_331_fu_13249_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_332_fu_13265_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln90_332_fu_13271_p1 = r_332_fu_13265_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_333_fu_13281_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln90_333_fu_13287_p1 = r_333_fu_13281_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_334_fu_13297_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln90_334_fu_13303_p1 = r_334_fu_13297_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_335_fu_13313_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln90_335_fu_13319_p1 = r_335_fu_13313_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13920:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_336_fu_13329_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln90_336_fu_13335_p1 = r_336_fu_13329_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13922:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_337_fu_13345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln90_337_fu_13351_p1 = r_337_fu_13345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13924:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_338_fu_13361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln90_338_fu_13367_p1 = r_338_fu_13361_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13926:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_339_fu_13377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln90_339_fu_13383_p1 = r_339_fu_13377_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13928:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_3549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln90_33_fu_3555_p1 = r_33_fu_3549_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_340_fu_13393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln90_340_fu_13399_p1 = r_340_fu_13393_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_341_fu_13409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln90_341_fu_13415_p1 = r_341_fu_13409_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_342_fu_13425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln90_342_fu_13431_p1 = r_342_fu_13425_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_343_fu_14243_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln90_343_fu_14249_p1 = r_343_fu_14243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_344_fu_14259_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln90_344_fu_14265_p1 = r_344_fu_14259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_345_fu_14275_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln90_345_fu_14281_p1 = r_345_fu_14275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_346_fu_14291_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln90_346_fu_14297_p1 = r_346_fu_14291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_347_fu_14307_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln90_347_fu_14313_p1 = r_347_fu_14307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_348_fu_14323_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln90_348_fu_14329_p1 = r_348_fu_14323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13948:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_349_fu_14339_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln90_349_fu_14345_p1 = r_349_fu_14339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13950:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_3573_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln90_34_fu_3579_p1 = r_34_fu_3573_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_350_fu_14355_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln90_350_fu_14361_p1 = r_350_fu_14355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_351_fu_14371_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln90_351_fu_14377_p1 = r_351_fu_14371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_352_fu_14387_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln90_352_fu_14393_p1 = r_352_fu_14387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_353_fu_14403_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln90_353_fu_14409_p1 = r_353_fu_14403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_354_fu_14419_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln90_354_fu_14425_p1 = r_354_fu_14419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_355_fu_14435_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln90_355_fu_14441_p1 = r_355_fu_14435_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_356_fu_14451_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln90_356_fu_14457_p1 = r_356_fu_14451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_357_fu_14467_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln90_357_fu_14473_p1 = r_357_fu_14467_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_358_fu_14483_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln90_358_fu_14489_p1 = r_358_fu_14483_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13970:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_359_fu_14499_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln90_359_fu_14505_p1 = r_359_fu_14499_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13972:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_3597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln90_35_fu_3603_p1 = r_35_fu_3597_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_360_fu_14515_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln90_360_fu_14521_p1 = r_360_fu_14515_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_361_fu_14531_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln90_361_fu_14537_p1 = r_361_fu_14531_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_362_fu_14547_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln90_362_fu_14553_p1 = r_362_fu_14547_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_363_fu_14563_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln90_363_fu_14569_p1 = r_363_fu_14563_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_364_fu_14579_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln90_364_fu_14585_p1 = r_364_fu_14579_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_365_fu_14595_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln90_365_fu_14601_p1 = r_365_fu_14595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_366_fu_14611_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln90_366_fu_14617_p1 = r_366_fu_14611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_367_fu_14627_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln90_367_fu_14633_p1 = r_367_fu_14627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_368_fu_14643_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln90_368_fu_14649_p1 = r_368_fu_14643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13992:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_369_fu_14659_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln90_369_fu_14665_p1 = r_369_fu_14659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13994:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_3621_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln90_36_fu_3627_p1 = r_36_fu_3621_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_370_fu_14675_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln90_370_fu_14681_p1 = r_370_fu_14675_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:13998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_371_fu_14691_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln90_371_fu_14697_p1 = r_371_fu_14691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_372_fu_14707_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln90_372_fu_14713_p1 = r_372_fu_14707_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_373_fu_14723_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln90_373_fu_14729_p1 = r_373_fu_14723_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_374_fu_14739_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln90_374_fu_14745_p1 = r_374_fu_14739_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_375_fu_14755_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln90_375_fu_14761_p1 = r_375_fu_14755_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_376_fu_14771_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln90_376_fu_14777_p1 = r_376_fu_14771_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_377_fu_14787_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln90_377_fu_14793_p1 = r_377_fu_14787_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_378_fu_14803_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln90_378_fu_14809_p1 = r_378_fu_14803_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_379_fu_14819_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln90_379_fu_14825_p1 = r_379_fu_14819_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14016:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_3645_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln90_37_fu_3651_p1 = r_37_fu_3645_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_380_fu_14835_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln90_380_fu_14841_p1 = r_380_fu_14835_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_381_fu_14851_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln90_381_fu_14857_p1 = r_381_fu_14851_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_382_fu_14867_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln90_382_fu_14873_p1 = r_382_fu_14867_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_383_fu_14883_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln90_383_fu_14889_p1 = r_383_fu_14883_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_384_fu_14899_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln90_384_fu_14905_p1 = r_384_fu_14899_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_385_fu_14915_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln90_385_fu_14921_p1 = r_385_fu_14915_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_386_fu_14931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln90_386_fu_14937_p1 = r_386_fu_14931_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_387_fu_14947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln90_387_fu_14953_p1 = r_387_fu_14947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_388_fu_14963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln90_388_fu_14969_p1 = r_388_fu_14963_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_389_fu_14979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln90_389_fu_14985_p1 = r_389_fu_14979_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14038:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_3669_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln90_38_fu_3675_p1 = r_38_fu_3669_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_390_fu_14995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln90_390_fu_15001_p1 = r_390_fu_14995_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_391_fu_15011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln90_391_fu_15017_p1 = r_391_fu_15011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_392_fu_15829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln90_392_fu_15835_p1 = r_392_fu_15829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_393_fu_15845_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln90_393_fu_15851_p1 = r_393_fu_15845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_394_fu_15861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln90_394_fu_15867_p1 = r_394_fu_15861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_395_fu_15877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln90_395_fu_15883_p1 = r_395_fu_15877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_396_fu_15893_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln90_396_fu_15899_p1 = r_396_fu_15893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_397_fu_15909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln90_397_fu_15915_p1 = r_397_fu_15909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_398_fu_15925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln90_398_fu_15931_p1 = r_398_fu_15925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_399_fu_15941_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln90_399_fu_15947_p1 = r_399_fu_15941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14060:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_3693_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln90_39_fu_3699_p1 = r_39_fu_3693_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14062:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_2829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln90_3_fu_2835_p1 = r_3_fu_2829_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_400_fu_15957_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln90_400_fu_15963_p1 = r_400_fu_15957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_401_fu_15973_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln90_401_fu_15979_p1 = r_401_fu_15973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_402_fu_15989_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln90_402_fu_15995_p1 = r_402_fu_15989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_403_fu_16005_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln90_403_fu_16011_p1 = r_403_fu_16005_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_404_fu_16021_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln90_404_fu_16027_p1 = r_404_fu_16021_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_405_fu_16037_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln90_405_fu_16043_p1 = r_405_fu_16037_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_406_fu_16053_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln90_406_fu_16059_p1 = r_406_fu_16053_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_407_fu_16069_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln90_407_fu_16075_p1 = r_407_fu_16069_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_408_fu_16085_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln90_408_fu_16091_p1 = r_408_fu_16085_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_409_fu_16101_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln90_409_fu_16107_p1 = r_409_fu_16101_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14084:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_3717_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln90_40_fu_3723_p1 = r_40_fu_3717_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_410_fu_16117_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln90_410_fu_16123_p1 = r_410_fu_16117_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_411_fu_16133_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln90_411_fu_16139_p1 = r_411_fu_16133_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_412_fu_16149_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln90_412_fu_16155_p1 = r_412_fu_16149_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_413_fu_16165_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln90_413_fu_16171_p1 = r_413_fu_16165_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_414_fu_16181_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln90_414_fu_16187_p1 = r_414_fu_16181_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_415_fu_16197_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln90_415_fu_16203_p1 = r_415_fu_16197_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_416_fu_16213_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln90_416_fu_16219_p1 = r_416_fu_16213_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_417_fu_16229_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln90_417_fu_16235_p1 = r_417_fu_16229_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_418_fu_16245_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln90_418_fu_16251_p1 = r_418_fu_16245_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_419_fu_16261_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln90_419_fu_16267_p1 = r_419_fu_16261_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14106:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_3741_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln90_41_fu_3747_p1 = r_41_fu_3741_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_420_fu_16277_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln90_420_fu_16283_p1 = r_420_fu_16277_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_421_fu_16293_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln90_421_fu_16299_p1 = r_421_fu_16293_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_422_fu_16309_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln90_422_fu_16315_p1 = r_422_fu_16309_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_423_fu_16325_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln90_423_fu_16331_p1 = r_423_fu_16325_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_424_fu_16341_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln90_424_fu_16347_p1 = r_424_fu_16341_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_425_fu_16357_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln90_425_fu_16363_p1 = r_425_fu_16357_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_426_fu_16373_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln90_426_fu_16379_p1 = r_426_fu_16373_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_427_fu_16389_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln90_427_fu_16395_p1 = r_427_fu_16389_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_428_fu_16405_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln90_428_fu_16411_p1 = r_428_fu_16405_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_429_fu_16421_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln90_429_fu_16427_p1 = r_429_fu_16421_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14128:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_3765_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln90_42_fu_3771_p1 = r_42_fu_3765_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_430_fu_16437_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln90_430_fu_16443_p1 = r_430_fu_16437_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_431_fu_16453_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln90_431_fu_16459_p1 = r_431_fu_16453_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_432_fu_16469_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln90_432_fu_16475_p1 = r_432_fu_16469_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_433_fu_16485_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln90_433_fu_16491_p1 = r_433_fu_16485_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_434_fu_16501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln90_434_fu_16507_p1 = r_434_fu_16501_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_435_fu_16517_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln90_435_fu_16523_p1 = r_435_fu_16517_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_436_fu_16533_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln90_436_fu_16539_p1 = r_436_fu_16533_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_437_fu_16549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln90_437_fu_16555_p1 = r_437_fu_16549_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_438_fu_16565_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln90_438_fu_16571_p1 = r_438_fu_16565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_439_fu_16581_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln90_439_fu_16587_p1 = r_439_fu_16581_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14150:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_3789_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln90_43_fu_3795_p1 = r_43_fu_3789_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_440_fu_16597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln90_440_fu_16603_p1 = r_440_fu_16597_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_441_fu_17415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln90_441_fu_17421_p1 = r_441_fu_17415_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_442_fu_17431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln90_442_fu_17437_p1 = r_442_fu_17431_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_443_fu_17447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln90_443_fu_17453_p1 = r_443_fu_17447_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_444_fu_17463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln90_444_fu_17469_p1 = r_444_fu_17463_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_445_fu_17479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln90_445_fu_17485_p1 = r_445_fu_17479_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_446_fu_17495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln90_446_fu_17501_p1 = r_446_fu_17495_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_447_fu_17511_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln90_447_fu_17517_p1 = r_447_fu_17511_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_448_fu_17527_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln90_448_fu_17533_p1 = r_448_fu_17527_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_449_fu_17543_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln90_449_fu_17549_p1 = r_449_fu_17543_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14172:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_3813_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln90_44_fu_3819_p1 = r_44_fu_3813_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_450_fu_17559_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln90_450_fu_17565_p1 = r_450_fu_17559_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_451_fu_17575_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln90_451_fu_17581_p1 = r_451_fu_17575_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_452_fu_17591_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln90_452_fu_17597_p1 = r_452_fu_17591_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_453_fu_17607_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln90_453_fu_17613_p1 = r_453_fu_17607_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_454_fu_17623_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln90_454_fu_17629_p1 = r_454_fu_17623_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_455_fu_17639_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln90_455_fu_17645_p1 = r_455_fu_17639_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_456_fu_17655_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln90_456_fu_17661_p1 = r_456_fu_17655_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_457_fu_17671_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln90_457_fu_17677_p1 = r_457_fu_17671_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_458_fu_17687_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln90_458_fu_17693_p1 = r_458_fu_17687_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_459_fu_17703_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln90_459_fu_17709_p1 = r_459_fu_17703_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14194:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_3837_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln90_45_fu_3843_p1 = r_45_fu_3837_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_460_fu_17719_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln90_460_fu_17725_p1 = r_460_fu_17719_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_461_fu_17735_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln90_461_fu_17741_p1 = r_461_fu_17735_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_462_fu_17751_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln90_462_fu_17757_p1 = r_462_fu_17751_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_463_fu_17767_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln90_463_fu_17773_p1 = r_463_fu_17767_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_464_fu_17783_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln90_464_fu_17789_p1 = r_464_fu_17783_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_465_fu_17799_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln90_465_fu_17805_p1 = r_465_fu_17799_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_466_fu_17815_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln90_466_fu_17821_p1 = r_466_fu_17815_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_467_fu_17831_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln90_467_fu_17837_p1 = r_467_fu_17831_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_468_fu_17847_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln90_468_fu_17853_p1 = r_468_fu_17847_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_469_fu_17863_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln90_469_fu_17869_p1 = r_469_fu_17863_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14216:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_3861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln90_46_fu_3867_p1 = r_46_fu_3861_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_470_fu_17879_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln90_470_fu_17885_p1 = r_470_fu_17879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_471_fu_17895_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln90_471_fu_17901_p1 = r_471_fu_17895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_472_fu_17911_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln90_472_fu_17917_p1 = r_472_fu_17911_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_473_fu_17927_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln90_473_fu_17933_p1 = r_473_fu_17927_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_474_fu_17943_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln90_474_fu_17949_p1 = r_474_fu_17943_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_475_fu_17959_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln90_475_fu_17965_p1 = r_475_fu_17959_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_476_fu_17975_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln90_476_fu_17981_p1 = r_476_fu_17975_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_477_fu_17991_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln90_477_fu_17997_p1 = r_477_fu_17991_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_478_fu_18007_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln90_478_fu_18013_p1 = r_478_fu_18007_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_479_fu_18023_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln90_479_fu_18029_p1 = r_479_fu_18023_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14238:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_3885_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln90_47_fu_3891_p1 = r_47_fu_3885_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_480_fu_18039_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln90_480_fu_18045_p1 = r_480_fu_18039_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_481_fu_18055_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln90_481_fu_18061_p1 = r_481_fu_18055_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_482_fu_18071_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln90_482_fu_18077_p1 = r_482_fu_18071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_483_fu_18087_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln90_483_fu_18093_p1 = r_483_fu_18087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_484_fu_18103_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln90_484_fu_18109_p1 = r_484_fu_18103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_485_fu_18119_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln90_485_fu_18125_p1 = r_485_fu_18119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_486_fu_18135_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln90_486_fu_18141_p1 = r_486_fu_18135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_487_fu_18151_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln90_487_fu_18157_p1 = r_487_fu_18151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_488_fu_18167_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln90_488_fu_18173_p1 = r_488_fu_18167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14258:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_489_fu_18183_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln90_489_fu_18189_p1 = r_489_fu_18183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14260:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_3909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln90_48_fu_3915_p1 = r_48_fu_3909_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_490_fu_19001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln90_490_fu_19007_p1 = r_490_fu_19001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_491_fu_19017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln90_491_fu_19023_p1 = r_491_fu_19017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_492_fu_19033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln90_492_fu_19039_p1 = r_492_fu_19033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_493_fu_19049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln90_493_fu_19055_p1 = r_493_fu_19049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_494_fu_19065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln90_494_fu_19071_p1 = r_494_fu_19065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_495_fu_19081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln90_495_fu_19087_p1 = r_495_fu_19081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_496_fu_19097_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln90_496_fu_19103_p1 = r_496_fu_19097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_497_fu_19113_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln90_497_fu_19119_p1 = r_497_fu_19113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_498_fu_19129_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln90_498_fu_19135_p1 = r_498_fu_19129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14280:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_499_fu_19145_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln90_499_fu_19151_p1 = r_499_fu_19145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14282:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_4727_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln90_49_fu_4733_p1 = r_49_fu_4727_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14284:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_2853_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln90_4_fu_2859_p1 = r_4_fu_2853_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_500_fu_19161_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln90_500_fu_19167_p1 = r_500_fu_19161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_501_fu_19177_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln90_501_fu_19183_p1 = r_501_fu_19177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_502_fu_19193_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln90_502_fu_19199_p1 = r_502_fu_19193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_503_fu_19209_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln90_503_fu_19215_p1 = r_503_fu_19209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_504_fu_19225_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln90_504_fu_19231_p1 = r_504_fu_19225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_505_fu_19241_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln90_505_fu_19247_p1 = r_505_fu_19241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_506_fu_19257_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln90_506_fu_19263_p1 = r_506_fu_19257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_507_fu_19273_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln90_507_fu_19279_p1 = r_507_fu_19273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14302:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_508_fu_19289_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln90_508_fu_19295_p1 = r_508_fu_19289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14304:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_509_fu_19305_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln90_509_fu_19311_p1 = r_509_fu_19305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14306:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_4743_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln90_50_fu_4749_p1 = r_50_fu_4743_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_510_fu_19321_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln90_510_fu_19327_p1 = r_510_fu_19321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_511_fu_19337_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln90_511_fu_19343_p1 = r_511_fu_19337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_512_fu_19353_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln90_512_fu_19359_p1 = r_512_fu_19353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_513_fu_19369_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln90_513_fu_19375_p1 = r_513_fu_19369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_514_fu_19385_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln90_514_fu_19391_p1 = r_514_fu_19385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_515_fu_19401_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln90_515_fu_19407_p1 = r_515_fu_19401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_516_fu_19417_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln90_516_fu_19423_p1 = r_516_fu_19417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_517_fu_19433_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln90_517_fu_19439_p1 = r_517_fu_19433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14324:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_518_fu_19449_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln90_518_fu_19455_p1 = r_518_fu_19449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14326:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_519_fu_19465_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln90_519_fu_19471_p1 = r_519_fu_19465_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14328:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_4759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln90_51_fu_4765_p1 = r_51_fu_4759_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_520_fu_19481_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln90_520_fu_19487_p1 = r_520_fu_19481_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_521_fu_19497_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln90_521_fu_19503_p1 = r_521_fu_19497_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14334:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_522_fu_19513_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln90_522_fu_19519_p1 = r_522_fu_19513_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_523_fu_19529_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln90_523_fu_19535_p1 = r_523_fu_19529_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_524_fu_19545_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln90_524_fu_19551_p1 = r_524_fu_19545_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_525_fu_19561_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln90_525_fu_19567_p1 = r_525_fu_19561_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14342:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_526_fu_19577_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln90_526_fu_19583_p1 = r_526_fu_19577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14344:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_527_fu_19593_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln90_527_fu_19599_p1 = r_527_fu_19593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14346:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_528_fu_19609_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln90_528_fu_19615_p1 = r_528_fu_19609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14348:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_529_fu_19625_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln90_529_fu_19631_p1 = r_529_fu_19625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14350:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_4775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln90_52_fu_4781_p1 = r_52_fu_4775_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14352:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_530_fu_19641_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln90_530_fu_19647_p1 = r_530_fu_19641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14354:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_531_fu_19657_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln90_531_fu_19663_p1 = r_531_fu_19657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14356:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_532_fu_19673_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln90_532_fu_19679_p1 = r_532_fu_19673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_533_fu_19689_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln90_533_fu_19695_p1 = r_533_fu_19689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_534_fu_19705_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln90_534_fu_19711_p1 = r_534_fu_19705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_535_fu_19721_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln90_535_fu_19727_p1 = r_535_fu_19721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14364:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_536_fu_19737_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln90_536_fu_19743_p1 = r_536_fu_19737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14366:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_537_fu_19753_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln90_537_fu_19759_p1 = r_537_fu_19753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14368:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_538_fu_19769_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln90_538_fu_19775_p1 = r_538_fu_19769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14370:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_539_fu_20587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln90_539_fu_20593_p1 = r_539_fu_20587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14372:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_4791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln90_53_fu_4797_p1 = r_53_fu_4791_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14374:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_540_fu_20603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln90_540_fu_20609_p1 = r_540_fu_20603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_541_fu_20619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln90_541_fu_20625_p1 = r_541_fu_20619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_542_fu_20635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln90_542_fu_20641_p1 = r_542_fu_20635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_543_fu_20651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln90_543_fu_20657_p1 = r_543_fu_20651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_544_fu_20667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln90_544_fu_20673_p1 = r_544_fu_20667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_545_fu_20683_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln90_545_fu_20689_p1 = r_545_fu_20683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_546_fu_20699_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln90_546_fu_20705_p1 = r_546_fu_20699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_547_fu_20715_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln90_547_fu_20721_p1 = r_547_fu_20715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_548_fu_20731_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln90_548_fu_20737_p1 = r_548_fu_20731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14392:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_549_fu_20747_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln90_549_fu_20753_p1 = r_549_fu_20747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14394:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_4807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln90_54_fu_4813_p1 = r_54_fu_4807_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_550_fu_20763_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln90_550_fu_20769_p1 = r_550_fu_20763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_551_fu_20779_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln90_551_fu_20785_p1 = r_551_fu_20779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_552_fu_20795_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln90_552_fu_20801_p1 = r_552_fu_20795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_553_fu_20811_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln90_553_fu_20817_p1 = r_553_fu_20811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_554_fu_20827_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln90_554_fu_20833_p1 = r_554_fu_20827_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_555_fu_20843_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln90_555_fu_20849_p1 = r_555_fu_20843_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_556_fu_20859_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln90_556_fu_20865_p1 = r_556_fu_20859_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_557_fu_20875_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln90_557_fu_20881_p1 = r_557_fu_20875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_558_fu_20891_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln90_558_fu_20897_p1 = r_558_fu_20891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14414:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_559_fu_20907_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln90_559_fu_20913_p1 = r_559_fu_20907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14416:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_4823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln90_55_fu_4829_p1 = r_55_fu_4823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_560_fu_20923_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln90_560_fu_20929_p1 = r_560_fu_20923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_561_fu_20939_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln90_561_fu_20945_p1 = r_561_fu_20939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_562_fu_20955_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln90_562_fu_20961_p1 = r_562_fu_20955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_563_fu_20971_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln90_563_fu_20977_p1 = r_563_fu_20971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_564_fu_20987_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln90_564_fu_20993_p1 = r_564_fu_20987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14428:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_565_fu_21003_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln90_565_fu_21009_p1 = r_565_fu_21003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14430:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_566_fu_21019_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln90_566_fu_21025_p1 = r_566_fu_21019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_567_fu_21035_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln90_567_fu_21041_p1 = r_567_fu_21035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14434:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_568_fu_21051_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln90_568_fu_21057_p1 = r_568_fu_21051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14436:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_569_fu_21067_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln90_569_fu_21073_p1 = r_569_fu_21067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14438:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_4839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln90_56_fu_4845_p1 = r_56_fu_4839_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14440:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_570_fu_21083_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln90_570_fu_21089_p1 = r_570_fu_21083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14442:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_571_fu_21099_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln90_571_fu_21105_p1 = r_571_fu_21099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14444:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_572_fu_21115_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln90_572_fu_21121_p1 = r_572_fu_21115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14446:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_573_fu_21131_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln90_573_fu_21137_p1 = r_573_fu_21131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_574_fu_21147_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln90_574_fu_21153_p1 = r_574_fu_21147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_575_fu_21163_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln90_575_fu_21169_p1 = r_575_fu_21163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_576_fu_21179_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln90_576_fu_21185_p1 = r_576_fu_21179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_577_fu_21195_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln90_577_fu_21201_p1 = r_577_fu_21195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_578_fu_21211_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln90_578_fu_21217_p1 = r_578_fu_21211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_579_fu_21227_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln90_579_fu_21233_p1 = r_579_fu_21227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_4855_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln90_57_fu_4861_p1 = r_57_fu_4855_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_580_fu_21243_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln90_580_fu_21249_p1 = r_580_fu_21243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14464:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_581_fu_21259_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln90_581_fu_21265_p1 = r_581_fu_21259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14466:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_582_fu_21275_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln90_582_fu_21281_p1 = r_582_fu_21275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14468:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_583_fu_21291_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln90_583_fu_21297_p1 = r_583_fu_21291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_584_fu_21307_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln90_584_fu_21313_p1 = r_584_fu_21307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14472:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_585_fu_21323_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln90_585_fu_21329_p1 = r_585_fu_21323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_586_fu_21339_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln90_586_fu_21345_p1 = r_586_fu_21339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_587_fu_21355_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln90_587_fu_21361_p1 = r_587_fu_21355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14478:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_588_fu_22173_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln90_588_fu_22179_p1 = r_588_fu_22173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14480:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_589_fu_22189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln90_589_fu_22195_p1 = r_589_fu_22189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_4871_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln90_58_fu_4877_p1 = r_58_fu_4871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_590_fu_22205_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln90_590_fu_22211_p1 = r_590_fu_22205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14486:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_591_fu_22221_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln90_591_fu_22227_p1 = r_591_fu_22221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14488:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_592_fu_22237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln90_592_fu_22243_p1 = r_592_fu_22237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14490:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_593_fu_22253_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln90_593_fu_22259_p1 = r_593_fu_22253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_594_fu_22269_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln90_594_fu_22275_p1 = r_594_fu_22269_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14494:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_595_fu_22285_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln90_595_fu_22291_p1 = r_595_fu_22285_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_596_fu_22301_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln90_596_fu_22307_p1 = r_596_fu_22301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14498:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_597_fu_22317_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln90_597_fu_22323_p1 = r_597_fu_22317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14500:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_598_fu_22333_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln90_598_fu_22339_p1 = r_598_fu_22333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_599_fu_22349_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln90_599_fu_22355_p1 = r_599_fu_22349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_4887_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln90_59_fu_4893_p1 = r_59_fu_4887_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14506:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln90_5_fu_2883_p1 = r_5_fu_2877_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_600_fu_22365_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln90_600_fu_22371_p1 = r_600_fu_22365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_601_fu_22381_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln90_601_fu_22387_p1 = r_601_fu_22381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_602_fu_22397_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln90_602_fu_22403_p1 = r_602_fu_22397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_603_fu_22413_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln90_603_fu_22419_p1 = r_603_fu_22413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14516:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_604_fu_22429_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln90_604_fu_22435_p1 = r_604_fu_22429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_605_fu_22445_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln90_605_fu_22451_p1 = r_605_fu_22445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_606_fu_22461_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln90_606_fu_22467_p1 = r_606_fu_22461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14522:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_607_fu_22477_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln90_607_fu_22483_p1 = r_607_fu_22477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_608_fu_22493_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln90_608_fu_22499_p1 = r_608_fu_22493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_609_fu_22509_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln90_609_fu_22515_p1 = r_609_fu_22509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14528:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_4903_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln90_60_fu_4909_p1 = r_60_fu_4903_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_610_fu_22525_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln90_610_fu_22531_p1 = r_610_fu_22525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_611_fu_22541_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln90_611_fu_22547_p1 = r_611_fu_22541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_612_fu_22557_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln90_612_fu_22563_p1 = r_612_fu_22557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_613_fu_22573_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln90_613_fu_22579_p1 = r_613_fu_22573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_614_fu_22589_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln90_614_fu_22595_p1 = r_614_fu_22589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_615_fu_22605_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln90_615_fu_22611_p1 = r_615_fu_22605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_616_fu_22621_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln90_616_fu_22627_p1 = r_616_fu_22621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_617_fu_22637_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln90_617_fu_22643_p1 = r_617_fu_22637_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_618_fu_22653_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln90_618_fu_22659_p1 = r_618_fu_22653_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_619_fu_22669_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln90_619_fu_22675_p1 = r_619_fu_22669_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14550:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_4919_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln90_61_fu_4925_p1 = r_61_fu_4919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_620_fu_22685_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln90_620_fu_22691_p1 = r_620_fu_22685_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_621_fu_22701_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln90_621_fu_22707_p1 = r_621_fu_22701_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_622_fu_22717_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln90_622_fu_22723_p1 = r_622_fu_22717_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_623_fu_22733_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln90_623_fu_22739_p1 = r_623_fu_22733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_624_fu_22749_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln90_624_fu_22755_p1 = r_624_fu_22749_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_625_fu_22765_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln90_625_fu_22771_p1 = r_625_fu_22765_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_626_fu_22781_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln90_626_fu_22787_p1 = r_626_fu_22781_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_627_fu_22797_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln90_627_fu_22803_p1 = r_627_fu_22797_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_628_fu_22813_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln90_628_fu_22819_p1 = r_628_fu_22813_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_629_fu_22829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln90_629_fu_22835_p1 = r_629_fu_22829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_4935_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln90_62_fu_4941_p1 = r_62_fu_4935_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_630_fu_22845_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln90_630_fu_22851_p1 = r_630_fu_22845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_631_fu_22861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln90_631_fu_22867_p1 = r_631_fu_22861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_632_fu_22877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln90_632_fu_22883_p1 = r_632_fu_22877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_633_fu_22893_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln90_633_fu_22899_p1 = r_633_fu_22893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_634_fu_22909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln90_634_fu_22915_p1 = r_634_fu_22909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_635_fu_22925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln90_635_fu_22931_p1 = r_635_fu_22925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_636_fu_22941_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln90_636_fu_22947_p1 = r_636_fu_22941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_637_fu_23759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln90_637_fu_23765_p1 = r_637_fu_23759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_638_fu_23775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln90_638_fu_23781_p1 = r_638_fu_23775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_639_fu_23791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln90_639_fu_23797_p1 = r_639_fu_23791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_4951_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln90_63_fu_4957_p1 = r_63_fu_4951_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_640_fu_23807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln90_640_fu_23813_p1 = r_640_fu_23807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_641_fu_23823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln90_641_fu_23829_p1 = r_641_fu_23823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_642_fu_23839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln90_642_fu_23845_p1 = r_642_fu_23839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_643_fu_23855_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln90_643_fu_23861_p1 = r_643_fu_23855_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_644_fu_23871_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln90_644_fu_23877_p1 = r_644_fu_23871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_645_fu_23887_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln90_645_fu_23893_p1 = r_645_fu_23887_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_646_fu_23903_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln90_646_fu_23909_p1 = r_646_fu_23903_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_647_fu_23919_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln90_647_fu_23925_p1 = r_647_fu_23919_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_648_fu_23935_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln90_648_fu_23941_p1 = r_648_fu_23935_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14614:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_649_fu_23951_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln90_649_fu_23957_p1 = r_649_fu_23951_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_4967_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln90_64_fu_4973_p1 = r_64_fu_4967_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_650_fu_23967_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln90_650_fu_23973_p1 = r_650_fu_23967_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_651_fu_23983_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln90_651_fu_23989_p1 = r_651_fu_23983_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_652_fu_23999_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln90_652_fu_24005_p1 = r_652_fu_23999_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_653_fu_24015_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln90_653_fu_24021_p1 = r_653_fu_24015_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_654_fu_24031_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln90_654_fu_24037_p1 = r_654_fu_24031_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_655_fu_24047_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln90_655_fu_24053_p1 = r_655_fu_24047_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_656_fu_24063_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln90_656_fu_24069_p1 = r_656_fu_24063_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_657_fu_24079_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln90_657_fu_24085_p1 = r_657_fu_24079_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_658_fu_24095_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln90_658_fu_24101_p1 = r_658_fu_24095_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14636:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_659_fu_24111_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln90_659_fu_24117_p1 = r_659_fu_24111_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14638:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_4983_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln90_65_fu_4989_p1 = r_65_fu_4983_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_660_fu_24127_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln90_660_fu_24133_p1 = r_660_fu_24127_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_661_fu_24143_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln90_661_fu_24149_p1 = r_661_fu_24143_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_662_fu_24159_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln90_662_fu_24165_p1 = r_662_fu_24159_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_663_fu_24175_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln90_663_fu_24181_p1 = r_663_fu_24175_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_664_fu_24191_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln90_664_fu_24197_p1 = r_664_fu_24191_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_665_fu_24207_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln90_665_fu_24213_p1 = r_665_fu_24207_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_666_fu_24223_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln90_666_fu_24229_p1 = r_666_fu_24223_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_667_fu_24239_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln90_667_fu_24245_p1 = r_667_fu_24239_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14656:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_668_fu_24255_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln90_668_fu_24261_p1 = r_668_fu_24255_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14658:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_669_fu_24271_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln90_669_fu_24277_p1 = r_669_fu_24271_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14660:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_4999_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln90_66_fu_5005_p1 = r_66_fu_4999_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_670_fu_24287_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln90_670_fu_24293_p1 = r_670_fu_24287_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_671_fu_24303_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln90_671_fu_24309_p1 = r_671_fu_24303_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_672_fu_24319_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln90_672_fu_24325_p1 = r_672_fu_24319_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_673_fu_24335_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln90_673_fu_24341_p1 = r_673_fu_24335_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_674_fu_24351_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln90_674_fu_24357_p1 = r_674_fu_24351_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_675_fu_24367_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln90_675_fu_24373_p1 = r_675_fu_24367_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_676_fu_24383_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln90_676_fu_24389_p1 = r_676_fu_24383_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14676:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_677_fu_24399_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln90_677_fu_24405_p1 = r_677_fu_24399_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14678:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_678_fu_24415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln90_678_fu_24421_p1 = r_678_fu_24415_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_679_fu_24431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln90_679_fu_24437_p1 = r_679_fu_24431_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_5015_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln90_67_fu_5021_p1 = r_67_fu_5015_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14684:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_680_fu_24447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln90_680_fu_24453_p1 = r_680_fu_24447_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_681_fu_24463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln90_681_fu_24469_p1 = r_681_fu_24463_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_682_fu_24479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln90_682_fu_24485_p1 = r_682_fu_24479_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_683_fu_24495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln90_683_fu_24501_p1 = r_683_fu_24495_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_684_fu_24511_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln90_684_fu_24517_p1 = r_684_fu_24511_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_685_fu_24527_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln90_685_fu_24533_p1 = r_685_fu_24527_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_686_fu_25345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln90_686_fu_25351_p1 = r_686_fu_25345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_687_fu_25361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln90_687_fu_25367_p1 = r_687_fu_25361_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_688_fu_25377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln90_688_fu_25383_p1 = r_688_fu_25377_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_689_fu_25393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln90_689_fu_25399_p1 = r_689_fu_25393_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_5031_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln90_68_fu_5037_p1 = r_68_fu_5031_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_690_fu_25409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln90_690_fu_25415_p1 = r_690_fu_25409_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_691_fu_25425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln90_691_fu_25431_p1 = r_691_fu_25425_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_692_fu_25441_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln90_692_fu_25447_p1 = r_692_fu_25441_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_693_fu_25457_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln90_693_fu_25463_p1 = r_693_fu_25457_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_694_fu_25473_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln90_694_fu_25479_p1 = r_694_fu_25473_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_695_fu_25489_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln90_695_fu_25495_p1 = r_695_fu_25489_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_696_fu_25505_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln90_696_fu_25511_p1 = r_696_fu_25505_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_697_fu_25521_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln90_697_fu_25527_p1 = r_697_fu_25521_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_698_fu_25537_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln90_698_fu_25543_p1 = r_698_fu_25537_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_699_fu_25553_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln90_699_fu_25559_p1 = r_699_fu_25553_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_5047_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln90_69_fu_5053_p1 = r_69_fu_5047_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14728:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_2901_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln90_6_fu_2907_p1 = r_6_fu_2901_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_700_fu_25569_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln90_700_fu_25575_p1 = r_700_fu_25569_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_701_fu_25585_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln90_701_fu_25591_p1 = r_701_fu_25585_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_702_fu_25601_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln90_702_fu_25607_p1 = r_702_fu_25601_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_703_fu_25617_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln90_703_fu_25623_p1 = r_703_fu_25617_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_704_fu_25633_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln90_704_fu_25639_p1 = r_704_fu_25633_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_705_fu_25649_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln90_705_fu_25655_p1 = r_705_fu_25649_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_706_fu_25665_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln90_706_fu_25671_p1 = r_706_fu_25665_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_707_fu_25681_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln90_707_fu_25687_p1 = r_707_fu_25681_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_708_fu_25697_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln90_708_fu_25703_p1 = r_708_fu_25697_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14748:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_709_fu_25713_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln90_709_fu_25719_p1 = r_709_fu_25713_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_5063_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln90_70_fu_5069_p1 = r_70_fu_5063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_710_fu_25729_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln90_710_fu_25735_p1 = r_710_fu_25729_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_711_fu_25745_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln90_711_fu_25751_p1 = r_711_fu_25745_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_712_fu_25761_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln90_712_fu_25767_p1 = r_712_fu_25761_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_713_fu_25777_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln90_713_fu_25783_p1 = r_713_fu_25777_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_714_fu_25793_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln90_714_fu_25799_p1 = r_714_fu_25793_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_715_fu_25809_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln90_715_fu_25815_p1 = r_715_fu_25809_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_716_fu_25825_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln90_716_fu_25831_p1 = r_716_fu_25825_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_717_fu_25841_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln90_717_fu_25847_p1 = r_717_fu_25841_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_718_fu_25857_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln90_718_fu_25863_p1 = r_718_fu_25857_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14770:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_719_fu_25873_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln90_719_fu_25879_p1 = r_719_fu_25873_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14772:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_5079_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln90_71_fu_5085_p1 = r_71_fu_5079_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_720_fu_25889_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln90_720_fu_25895_p1 = r_720_fu_25889_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_721_fu_25905_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln90_721_fu_25911_p1 = r_721_fu_25905_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_722_fu_25921_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln90_722_fu_25927_p1 = r_722_fu_25921_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_723_fu_25937_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln90_723_fu_25943_p1 = r_723_fu_25937_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_724_fu_25953_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln90_724_fu_25959_p1 = r_724_fu_25953_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_725_fu_25969_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln90_725_fu_25975_p1 = r_725_fu_25969_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_726_fu_25985_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln90_726_fu_25991_p1 = r_726_fu_25985_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_727_fu_26001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln90_727_fu_26007_p1 = r_727_fu_26001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_728_fu_26017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln90_728_fu_26023_p1 = r_728_fu_26017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_729_fu_26033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln90_729_fu_26039_p1 = r_729_fu_26033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_5095_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln90_72_fu_5101_p1 = r_72_fu_5095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_730_fu_26049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln90_730_fu_26055_p1 = r_730_fu_26049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_731_fu_26065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln90_731_fu_26071_p1 = r_731_fu_26065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_732_fu_26081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln90_732_fu_26087_p1 = r_732_fu_26081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_733_fu_26097_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln90_733_fu_26103_p1 = r_733_fu_26097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_734_fu_26113_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln90_734_fu_26119_p1 = r_734_fu_26113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_735_fu_26931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln90_735_fu_26937_p1 = r_735_fu_26931_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_736_fu_26947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln90_736_fu_26953_p1 = r_736_fu_26947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_737_fu_26963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln90_737_fu_26969_p1 = r_737_fu_26963_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_738_fu_26979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln90_738_fu_26985_p1 = r_738_fu_26979_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_739_fu_26995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln90_739_fu_27001_p1 = r_739_fu_26995_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_5111_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln90_73_fu_5117_p1 = r_73_fu_5111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_740_fu_27011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln90_740_fu_27017_p1 = r_740_fu_27011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_741_fu_27027_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln90_741_fu_27033_p1 = r_741_fu_27027_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_742_fu_27043_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln90_742_fu_27049_p1 = r_742_fu_27043_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_743_fu_27059_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln90_743_fu_27065_p1 = r_743_fu_27059_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_744_fu_27075_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln90_744_fu_27081_p1 = r_744_fu_27075_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_745_fu_27091_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln90_745_fu_27097_p1 = r_745_fu_27091_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_746_fu_27107_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln90_746_fu_27113_p1 = r_746_fu_27107_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_747_fu_27123_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln90_747_fu_27129_p1 = r_747_fu_27123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_748_fu_27139_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln90_748_fu_27145_p1 = r_748_fu_27139_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_749_fu_27155_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln90_749_fu_27161_p1 = r_749_fu_27155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_5127_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln90_74_fu_5133_p1 = r_74_fu_5127_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_750_fu_27171_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln90_750_fu_27177_p1 = r_750_fu_27171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_751_fu_27187_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln90_751_fu_27193_p1 = r_751_fu_27187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_752_fu_27203_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln90_752_fu_27209_p1 = r_752_fu_27203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_753_fu_27219_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln90_753_fu_27225_p1 = r_753_fu_27219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_754_fu_27235_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln90_754_fu_27241_p1 = r_754_fu_27235_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_755_fu_27251_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln90_755_fu_27257_p1 = r_755_fu_27251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_756_fu_27267_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln90_756_fu_27273_p1 = r_756_fu_27267_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_757_fu_27283_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln90_757_fu_27289_p1 = r_757_fu_27283_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_758_fu_27299_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln90_758_fu_27305_p1 = r_758_fu_27299_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_759_fu_27315_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln90_759_fu_27321_p1 = r_759_fu_27315_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_5143_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln90_75_fu_5149_p1 = r_75_fu_5143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14862:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_760_fu_27331_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln90_760_fu_27337_p1 = r_760_fu_27331_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_761_fu_27347_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln90_761_fu_27353_p1 = r_761_fu_27347_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_762_fu_27363_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln90_762_fu_27369_p1 = r_762_fu_27363_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_763_fu_27379_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln90_763_fu_27385_p1 = r_763_fu_27379_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_764_fu_27395_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln90_764_fu_27401_p1 = r_764_fu_27395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_765_fu_27411_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln90_765_fu_27417_p1 = r_765_fu_27411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_766_fu_27427_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln90_766_fu_27433_p1 = r_766_fu_27427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_767_fu_27443_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln90_767_fu_27449_p1 = r_767_fu_27443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_768_fu_27459_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln90_768_fu_27465_p1 = r_768_fu_27459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_769_fu_27475_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln90_769_fu_27481_p1 = r_769_fu_27475_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_5159_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln90_76_fu_5165_p1 = r_76_fu_5159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14884:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_770_fu_27491_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln90_770_fu_27497_p1 = r_770_fu_27491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_771_fu_27507_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln90_771_fu_27513_p1 = r_771_fu_27507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_772_fu_27523_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln90_772_fu_27529_p1 = r_772_fu_27523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_773_fu_27539_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln90_773_fu_27545_p1 = r_773_fu_27539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_774_fu_27555_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln90_774_fu_27561_p1 = r_774_fu_27555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_775_fu_27571_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln90_775_fu_27577_p1 = r_775_fu_27571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_776_fu_27587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln90_776_fu_27593_p1 = r_776_fu_27587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_777_fu_27603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln90_777_fu_27609_p1 = r_777_fu_27603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_778_fu_27619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln90_778_fu_27625_p1 = r_778_fu_27619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_779_fu_27635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln90_779_fu_27641_p1 = r_779_fu_27635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14904:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_5175_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln90_77_fu_5181_p1 = r_77_fu_5175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14906:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_780_fu_27651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln90_780_fu_27657_p1 = r_780_fu_27651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_781_fu_27667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln90_781_fu_27673_p1 = r_781_fu_27667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_782_fu_27683_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln90_782_fu_27689_p1 = r_782_fu_27683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_783_fu_27699_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln90_783_fu_27705_p1 = r_783_fu_27699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14914:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_5191_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln90_78_fu_5197_p1 = r_78_fu_5191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14916:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_5207_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln90_79_fu_5213_p1 = r_79_fu_5207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14918:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_2925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln90_7_fu_2931_p1 = r_7_fu_2925_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14920:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_80_fu_5223_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln90_80_fu_5229_p1 = r_80_fu_5223_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14922:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_81_fu_5239_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln90_81_fu_5245_p1 = r_81_fu_5239_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14924:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_82_fu_5255_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln90_82_fu_5261_p1 = r_82_fu_5255_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14926:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_83_fu_5271_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln90_83_fu_5277_p1 = r_83_fu_5271_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14928:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_84_fu_5287_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln90_84_fu_5293_p1 = r_84_fu_5287_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14930:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_85_fu_5303_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln90_85_fu_5309_p1 = r_85_fu_5303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14932:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_86_fu_5319_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln90_86_fu_5325_p1 = r_86_fu_5319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14934:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_87_fu_5335_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln90_87_fu_5341_p1 = r_87_fu_5335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14936:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_88_fu_5351_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln90_88_fu_5357_p1 = r_88_fu_5351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14938:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_89_fu_5367_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln90_89_fu_5373_p1 = r_89_fu_5367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14940:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_2949_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln90_8_fu_2955_p1 = r_8_fu_2949_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14942:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_90_fu_5383_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln90_90_fu_5389_p1 = r_90_fu_5383_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14944:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_91_fu_5399_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln90_91_fu_5405_p1 = r_91_fu_5399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14946:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_92_fu_5415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln90_92_fu_5421_p1 = r_92_fu_5415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14948:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_93_fu_5431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln90_93_fu_5437_p1 = r_93_fu_5431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14950:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_94_fu_5447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln90_94_fu_5453_p1 = r_94_fu_5447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14952:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_95_fu_5463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln90_95_fu_5469_p1 = r_95_fu_5463_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14954:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_96_fu_5479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln90_96_fu_5485_p1 = r_96_fu_5479_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14956:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_97_fu_5495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln90_97_fu_5501_p1 = r_97_fu_5495_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14958:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_98_fu_6313_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln90_98_fu_6319_p1 = r_98_fu_6313_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14960:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_99_fu_6329_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln90_99_fu_6335_p1 = r_99_fu_6329_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14962:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_2973_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln90_9_fu_2979_p1 = r_9_fu_2973_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:14964:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_2757_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln90_fu_2763_p1 = r_fu_2757_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:15048:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                              : ... In instance MVAU_hls_0\n",
      "15048 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:15049:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                              : ... In instance MVAU_hls_0\n",
      "15049 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_lwmwb_yk/MVAU_hls_0.v:15191:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0\n",
      "15191 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_h2oqfaf9'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_h2oqfaf9/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_h2oqfaf9'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_qkx7jlm_'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_qkx7jlm_/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_hls_0.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0.cpp VThresholding_hls_0__Trace__0.cpp VThresholding_hls_0__ConstPool_0.cpp VThresholding_hls_0___024root__Slow.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0__Slow.cpp VThresholding_hls_0__Syms.cpp VThresholding_hls_0__Trace__0__Slow.cpp > VThresholding_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_hls_0__ALL.o VThresholding_hls_0__ALL.cpp\n",
      "echo \"\" > VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_hls_0__ALL.a VThresholding_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_hls_0__ALL.a      -o VThresholding_hls_0\n",
      "rm VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_qkx7jlm_'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_na1yptbv'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_na1yptbv/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_na1yptbv'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.util.basic import part_map\n",
    "\n",
    "test_fpga_part = part_map[\"U250\"]\n",
    "target_clk_ns = 10\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_set_folding_factors.onnx\")\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(SetExecMode(\"rtlsim\"))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The next step is to load the parent model and set the node attribute `model` in the StreamingDataflowPartition node (`sdp_node`). Afterwards the `exec_mode` is set in the parent model in each node and the model can be executed."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "\n",
    "model_for_rtlsim = model_for_rtlsim.transform(SetExecMode(\"rtlsim\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of stitched IP\n",
    "\n",
    "Here we use the same procedure. First the child model is loaded, but in contrast to the layer-by-layer emulation, the metadata property `exec_mode` is set to \"rtlsim\" for the whole child model. When the model is integrated and executed in the last step, the verilog files of the stitched IP of the child model are used."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/srv/homes/ipanagou/thesis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for Thresholding_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_v8ldyf6k/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_v8ldyf6k/dwc.sv:135:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                    : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_v8ldyf6k/dwc.sv:141:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.\n",
      "                                                                                                                                    : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  141 |     ACnt <= acnt + ainc;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:121:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:178:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:186:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:189:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:202:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:212:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:226:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:233:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:246:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:264:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:278:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:295:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:298:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/StreamingFIFO_rtl_8.v:62:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_8\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/StreamingFIFO_rtl_8.v:63:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_8\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_8_j3r6g8up/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:121:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:178:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:189:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:298:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/StreamingFIFO_rtl_7.v:62:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_7\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/StreamingFIFO_rtl_7.v:63:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_7\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_7_d6kcmmo6/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:424:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  424 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:425:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  425 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:587:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  587 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:608:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  608 | assign conv2_i_i_i_cast_fu_109_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:693:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0\n",
      "  693 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:694:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                          : ... In instance LabelSelect_hls_0\n",
      "  694 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_LabelSelect_hls_0_4880c33p/LabelSelect_hls_0.v:841:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  841 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_b60d9z88'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_b60d9z88/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_LabelSelect_hls_0_b60d9z88'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:186:25: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:189:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:202:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:212:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:226:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:233:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:246:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:264:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:278:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:295:20: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:298:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/StreamingFIFO_rtl_6.v:62:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_6\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/StreamingFIFO_rtl_6.v:63:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_6\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_6_2s3appjb/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_7_p8ys2zu2'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_7_p8ys2zu2/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_7.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0.cpp VStreamingFIFO_rtl_7__Trace__0.cpp VStreamingFIFO_rtl_7___024root__Slow.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0__Slow.cpp VStreamingFIFO_rtl_7__Syms.cpp VStreamingFIFO_rtl_7__Trace__0__Slow.cpp > VStreamingFIFO_rtl_7__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_7__ALL.o VStreamingFIFO_rtl_7__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_7__ALL.a VStreamingFIFO_rtl_7__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_7__ALL.a      -o VStreamingFIFO_rtl_7\n",
      "rm VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_7_p8ys2zu2'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_8_8_lsvd2o'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_8_8_lsvd2o/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_8.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0.cpp VStreamingFIFO_rtl_8__Trace__0.cpp VStreamingFIFO_rtl_8___024root__Slow.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0__Slow.cpp VStreamingFIFO_rtl_8__Syms.cpp VStreamingFIFO_rtl_8__Trace__0__Slow.cpp > VStreamingFIFO_rtl_8__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_8__ALL.o VStreamingFIFO_rtl_8__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_8__ALL.a VStreamingFIFO_rtl_8__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_8__ALL.a      -o VStreamingFIFO_rtl_8\n",
      "rm VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_8_8_lsvd2o'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:924:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  924 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:925:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  925 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:926:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  926 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1152:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1152 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1176:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1176 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1899:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1209_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1899 | assign zext_ln169_10_fu_1215_p1 = add_ln169_21_fu_1209_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1901:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1219_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1901 | assign zext_ln169_11_fu_1225_p1 = add_ln169_22_fu_1219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1903:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1433_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1903 | assign zext_ln169_12_fu_1439_p1 = add_ln169_25_fu_1433_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1905:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1449_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1905 | assign zext_ln169_13_fu_1455_p1 = add_ln169_27_fu_1449_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1907:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1465_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1907 | assign zext_ln169_14_fu_1471_p1 = add_ln169_29_fu_1465_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1909:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1475_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1909 | assign zext_ln169_15_fu_1481_p1 = add_ln169_30_fu_1475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1911:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1689_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1911 | assign zext_ln169_16_fu_1695_p1 = add_ln169_33_fu_1689_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1913:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1705_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1913 | assign zext_ln169_17_fu_1711_p1 = add_ln169_35_fu_1705_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1915:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1721_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1915 | assign zext_ln169_18_fu_1727_p1 = add_ln169_37_fu_1721_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1917:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1731_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1917 | assign zext_ln169_19_fu_1737_p1 = add_ln169_38_fu_1731_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1919:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_681_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1919 | assign zext_ln169_1_fu_687_p1 = add_ln169_3_fu_681_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1921:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_1945_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1921 | assign zext_ln169_20_fu_1951_p1 = add_ln169_41_fu_1945_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1923:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_1961_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1923 | assign zext_ln169_21_fu_1967_p1 = add_ln169_43_fu_1961_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1925:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_1977_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1925 | assign zext_ln169_22_fu_1983_p1 = add_ln169_45_fu_1977_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1927:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_1987_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1927 | assign zext_ln169_23_fu_1993_p1 = add_ln169_46_fu_1987_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1929:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2201_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1929 | assign zext_ln169_24_fu_2207_p1 = add_ln169_49_fu_2201_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1931:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2217_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1931 | assign zext_ln169_25_fu_2223_p1 = add_ln169_51_fu_2217_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1933:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2233_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1933 | assign zext_ln169_26_fu_2239_p1 = add_ln169_53_fu_2233_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1935:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2243_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1935 | assign zext_ln169_27_fu_2249_p1 = add_ln169_54_fu_2243_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1937:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2457_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1937 | assign zext_ln169_28_fu_2463_p1 = add_ln169_57_fu_2457_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1939:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2473_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1939 | assign zext_ln169_29_fu_2479_p1 = add_ln169_59_fu_2473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1941:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_697_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1941 | assign zext_ln169_2_fu_703_p1 = add_ln169_5_fu_697_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1943:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2489_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1943 | assign zext_ln169_30_fu_2495_p1 = add_ln169_61_fu_2489_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1945:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2499_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1945 | assign zext_ln169_31_fu_2505_p1 = add_ln169_62_fu_2499_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1947:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_65_fu_2713_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1947 | assign zext_ln169_32_fu_2719_p1 = add_ln169_65_fu_2713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1949:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_67_fu_2729_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1949 | assign zext_ln169_33_fu_2735_p1 = add_ln169_67_fu_2729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1951:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_69_fu_2745_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1951 | assign zext_ln169_34_fu_2751_p1 = add_ln169_69_fu_2745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1953:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_70_fu_2755_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1953 | assign zext_ln169_35_fu_2761_p1 = add_ln169_70_fu_2755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1955:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_73_fu_2969_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1955 | assign zext_ln169_36_fu_2975_p1 = add_ln169_73_fu_2969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1957:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_75_fu_2985_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1957 | assign zext_ln169_37_fu_2991_p1 = add_ln169_75_fu_2985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1959:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_77_fu_3001_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1959 | assign zext_ln169_38_fu_3007_p1 = add_ln169_77_fu_3001_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1961:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_78_fu_3011_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1961 | assign zext_ln169_39_fu_3017_p1 = add_ln169_78_fu_3011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1963:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_707_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1963 | assign zext_ln169_3_fu_713_p1 = add_ln169_6_fu_707_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1965:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_921_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1965 | assign zext_ln169_4_fu_927_p1 = add_ln169_9_fu_921_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1967:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_937_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1967 | assign zext_ln169_5_fu_943_p1 = add_ln169_11_fu_937_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1969:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_953_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1969 | assign zext_ln169_6_fu_959_p1 = add_ln169_13_fu_953_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1971:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_963_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1971 | assign zext_ln169_7_fu_969_p1 = add_ln169_14_fu_963_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1973:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1177_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1973 | assign zext_ln169_8_fu_1183_p1 = add_ln169_17_fu_1177_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1975:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1193_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1975 | assign zext_ln169_9_fu_1199_p1 = add_ln169_19_fu_1193_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1977:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_665_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1977 | assign zext_ln169_fu_671_p1 = add_ln169_1_fu_665_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1979:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1979 | assign zext_ln68_1_fu_885_p1 = r_13_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1981:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1981 | assign zext_ln68_2_fu_1141_p1 = r_21_fu_1135_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1983:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1983 | assign zext_ln68_3_fu_1397_p1 = r_29_fu_1391_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1985:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1985 | assign zext_ln68_4_fu_1653_p1 = r_37_fu_1647_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1987:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_1903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1987 | assign zext_ln68_5_fu_1909_p1 = r_45_fu_1903_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1989:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1989 | assign zext_ln68_6_fu_2165_p1 = r_53_fu_2159_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1991:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1991 | assign zext_ln68_7_fu_2421_p1 = r_61_fu_2415_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1993:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_2671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1993 | assign zext_ln68_8_fu_2677_p1 = r_69_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1995:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_2927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1995 | assign zext_ln68_9_fu_2933_p1 = r_77_fu_2927_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1997:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1997 | assign zext_ln68_fu_613_p1 = r_5_fu_607_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:1999:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1999 | assign zext_ln90_10_fu_853_p1 = r_11_fu_847_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2001:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2001 | assign zext_ln90_11_fu_869_p1 = r_12_fu_863_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2003:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2003 | assign zext_ln90_12_fu_901_p1 = r_14_fu_895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2005:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2005 | assign zext_ln90_13_fu_917_p1 = r_15_fu_911_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2007:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1055_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2007 | assign zext_ln90_14_fu_1061_p1 = r_16_fu_1055_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2009:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2009 | assign zext_ln90_15_fu_1077_p1 = r_17_fu_1071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2011:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2011 | assign zext_ln90_16_fu_1093_p1 = r_18_fu_1087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2013:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2013 | assign zext_ln90_17_fu_1109_p1 = r_19_fu_1103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2015:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2015 | assign zext_ln90_18_fu_1125_p1 = r_20_fu_1119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2017:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2017 | assign zext_ln90_19_fu_1157_p1 = r_22_fu_1151_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2019:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_511_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 | assign zext_ln90_1_fu_517_p1 = r_1_fu_511_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2021:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2021 | assign zext_ln90_20_fu_1173_p1 = r_23_fu_1167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2023:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1311_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2023 | assign zext_ln90_21_fu_1317_p1 = r_24_fu_1311_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2025:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2025 | assign zext_ln90_22_fu_1333_p1 = r_25_fu_1327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2027:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln90_23_fu_1349_p1 = r_26_fu_1343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2029:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln90_24_fu_1365_p1 = r_27_fu_1359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2031:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln90_25_fu_1381_p1 = r_28_fu_1375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2033:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln90_26_fu_1413_p1 = r_30_fu_1407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2035:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln90_27_fu_1429_p1 = r_31_fu_1423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2037:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1567_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln90_28_fu_1573_p1 = r_32_fu_1567_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2039:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln90_29_fu_1589_p1 = r_33_fu_1583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2041:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_535_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln90_2_fu_541_p1 = r_2_fu_535_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2043:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln90_30_fu_1605_p1 = r_34_fu_1599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2045:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln90_31_fu_1621_p1 = r_35_fu_1615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2047:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln90_32_fu_1637_p1 = r_36_fu_1631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2049:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln90_33_fu_1669_p1 = r_38_fu_1663_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2051:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln90_34_fu_1685_p1 = r_39_fu_1679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2053:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1823_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln90_35_fu_1829_p1 = r_40_fu_1823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2055:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1839_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln90_36_fu_1845_p1 = r_41_fu_1839_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2057:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln90_37_fu_1861_p1 = r_42_fu_1855_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2059:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1871_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln90_38_fu_1877_p1 = r_43_fu_1871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2061:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1887_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln90_39_fu_1893_p1 = r_44_fu_1887_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2063:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln90_3_fu_565_p1 = r_3_fu_559_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2065:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1919_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln90_40_fu_1925_p1 = r_46_fu_1919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2067:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1935_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln90_41_fu_1941_p1 = r_47_fu_1935_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2069:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln90_42_fu_2085_p1 = r_48_fu_2079_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2071:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln90_43_fu_2101_p1 = r_49_fu_2095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2073:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln90_44_fu_2117_p1 = r_50_fu_2111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2075:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln90_45_fu_2133_p1 = r_51_fu_2127_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2077:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln90_46_fu_2149_p1 = r_52_fu_2143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2079:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2175_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln90_47_fu_2181_p1 = r_54_fu_2175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2081:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2191_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln90_48_fu_2197_p1 = r_55_fu_2191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2083:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln90_49_fu_2341_p1 = r_56_fu_2335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2085:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln90_4_fu_589_p1 = r_4_fu_583_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2087:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln90_50_fu_2357_p1 = r_57_fu_2351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2089:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln90_51_fu_2373_p1 = r_58_fu_2367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2091:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln90_52_fu_2389_p1 = r_59_fu_2383_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2093:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln90_53_fu_2405_p1 = r_60_fu_2399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2095:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2431_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln90_54_fu_2437_p1 = r_62_fu_2431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2097:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2447_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln90_55_fu_2453_p1 = r_63_fu_2447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2099:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_2591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln90_56_fu_2597_p1 = r_64_fu_2591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2101:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_2607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln90_57_fu_2613_p1 = r_65_fu_2607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2103:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_2623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln90_58_fu_2629_p1 = r_66_fu_2623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2105:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_2639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln90_59_fu_2645_p1 = r_67_fu_2639_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2107:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln90_5_fu_637_p1 = r_6_fu_631_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2109:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_2655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln90_60_fu_2661_p1 = r_68_fu_2655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2111:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_2687_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln90_61_fu_2693_p1 = r_70_fu_2687_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2113:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_2703_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln90_62_fu_2709_p1 = r_71_fu_2703_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2115:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_2847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln90_63_fu_2853_p1 = r_72_fu_2847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2117:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_2863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln90_64_fu_2869_p1 = r_73_fu_2863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2119:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_2879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln90_65_fu_2885_p1 = r_74_fu_2879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2121:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_2895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln90_66_fu_2901_p1 = r_75_fu_2895_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2123:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_2911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln90_67_fu_2917_p1 = r_76_fu_2911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2125:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_2943_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln90_68_fu_2949_p1 = r_78_fu_2943_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2127:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_2959_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln90_69_fu_2965_p1 = r_79_fu_2959_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2129:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln90_6_fu_661_p1 = r_7_fu_655_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2131:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_799_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln90_7_fu_805_p1 = r_8_fu_799_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2133:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln90_8_fu_821_p1 = r_9_fu_815_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2135:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln90_9_fu_837_p1 = r_10_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2137:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_487_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln90_fu_493_p1 = r_fu_487_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2221:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_3\n",
      " 2221 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2222:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_3\n",
      " 2222 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_3_njz4_5s0/MVAU_hls_3.v:2364:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_3\n",
      " 2364 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:121:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:178:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:186:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:189:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:202:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:212:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:226:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:233:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:246:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:264:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:278:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:295:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:298:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/StreamingFIFO_rtl_5.v:62:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_5\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/StreamingFIFO_rtl_5.v:63:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_5\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_5_x_t24lvw/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_1_6bw7v25f'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_1_6bw7v25f/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_1.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0.cpp VStreamingDataWidthConverter_rtl_1__Trace__0.cpp VStreamingDataWidthConverter_rtl_1___024root__Slow.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0__Slow.cpp VStreamingDataWidthConverter_rtl_1__Syms.cpp VStreamingDataWidthConverter_rtl_1__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_1__ALL.o VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_1__ALL.a VStreamingDataWidthConverter_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_1__ALL.a      -o VStreamingDataWidthConverter_rtl_1\n",
      "rm VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_1_6bw7v25f'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:487:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  487 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:488:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  488 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1349:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1349 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1350:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1350 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1351:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1351 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1352:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1352 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1863:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1863 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1887:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1887 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:1911:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1911 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2074:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign ap_phi_reg_pp0_iter0_inElem_reg_407 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2112:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3131' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign idxprom2_i_fu_2861_p1 = nf_2_reg_3131;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2248:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2248 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2250:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2250 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2252:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2252 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2254:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2254 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2256:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2256 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2258:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2258 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2260:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2260 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2262:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2262 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2574:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln108_1_fu_2887_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2576:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln108_2_fu_2902_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2578:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln108_3_fu_2917_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2580:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln108_4_fu_2932_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2582:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln108_5_fu_2947_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2584:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln108_6_fu_2962_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2586:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln108_7_fu_2977_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2588:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln108_fu_2872_p1 = p_ZL7threshs_0_q0;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2590:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1463_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln169_10_fu_1469_p1 = add_ln169_21_fu_1463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2592:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1473_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln169_11_fu_1479_p1 = add_ln169_22_fu_1473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2594:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1687_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln169_12_fu_1693_p1 = add_ln169_25_fu_1687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2596:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1703_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln169_13_fu_1709_p1 = add_ln169_27_fu_1703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2598:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1719_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln169_14_fu_1725_p1 = add_ln169_29_fu_1719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2600:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1729_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln169_15_fu_1735_p1 = add_ln169_30_fu_1729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2602:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1943_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln169_16_fu_1949_p1 = add_ln169_33_fu_1943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1959_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln169_17_fu_1965_p1 = add_ln169_35_fu_1959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2606:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1975_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln169_18_fu_1981_p1 = add_ln169_37_fu_1975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2608:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1985_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln169_19_fu_1991_p1 = add_ln169_38_fu_1985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2610:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_935_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln169_1_fu_941_p1 = add_ln169_3_fu_935_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2612:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_2199_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln169_20_fu_2205_p1 = add_ln169_41_fu_2199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2614:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_2215_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln169_21_fu_2221_p1 = add_ln169_43_fu_2215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2616:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_2231_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln169_22_fu_2237_p1 = add_ln169_45_fu_2231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2618:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_2241_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln169_23_fu_2247_p1 = add_ln169_46_fu_2241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2620:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2455_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln169_24_fu_2461_p1 = add_ln169_49_fu_2455_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2471_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln169_25_fu_2477_p1 = add_ln169_51_fu_2471_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2624:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2487_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln169_26_fu_2493_p1 = add_ln169_53_fu_2487_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2626:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2497_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln169_27_fu_2503_p1 = add_ln169_54_fu_2497_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2628:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2711_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln169_28_fu_2717_p1 = add_ln169_57_fu_2711_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2630:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2727_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln169_29_fu_2733_p1 = add_ln169_59_fu_2727_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2632:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_951_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln169_2_fu_957_p1 = add_ln169_5_fu_951_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2743_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln169_30_fu_2749_p1 = add_ln169_61_fu_2743_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2636:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2753_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln169_31_fu_2759_p1 = add_ln169_62_fu_2753_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2638:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_961_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln169_3_fu_967_p1 = add_ln169_6_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2640:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_1175_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln169_4_fu_1181_p1 = add_ln169_9_fu_1175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2642:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_1191_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln169_5_fu_1197_p1 = add_ln169_11_fu_1191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2644:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_1207_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln169_6_fu_1213_p1 = add_ln169_13_fu_1207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2646:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_1217_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln169_7_fu_1223_p1 = add_ln169_14_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2648:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1431_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln169_8_fu_1437_p1 = add_ln169_17_fu_1431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2650:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1447_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln169_9_fu_1453_p1 = add_ln169_19_fu_1447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2652:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_919_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln169_fu_925_p1 = add_ln169_1_fu_919_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2654:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_1127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln68_1_fu_1133_p1 = r_13_fu_1127_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2656:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln68_2_fu_1389_p1 = r_21_fu_1383_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2658:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln68_3_fu_1645_p1 = r_29_fu_1639_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2660:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln68_4_fu_1901_p1 = r_37_fu_1895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2662:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln68_5_fu_2157_p1 = r_45_fu_2151_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2664:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln68_6_fu_2413_p1 = r_53_fu_2407_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2666:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln68_7_fu_2669_p1 = r_61_fu_2663_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2668:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln68_fu_861_p1 = r_5_fu_855_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2670:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_1095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln90_10_fu_1101_p1 = r_11_fu_1095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2672:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_1111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln90_11_fu_1117_p1 = r_12_fu_1111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2674:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_1143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln90_12_fu_1149_p1 = r_14_fu_1143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2676:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_1159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln90_13_fu_1165_p1 = r_15_fu_1159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2678:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1303_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln90_14_fu_1309_p1 = r_16_fu_1303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2680:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1319_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln90_15_fu_1325_p1 = r_17_fu_1319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln90_16_fu_1341_p1 = r_18_fu_1335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln90_17_fu_1357_p1 = r_19_fu_1351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2686:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln90_18_fu_1373_p1 = r_20_fu_1367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2688:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln90_19_fu_1405_p1 = r_22_fu_1399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2690:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_759_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln90_1_fu_765_p1 = r_1_fu_759_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2692:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln90_20_fu_1421_p1 = r_23_fu_1415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2694:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln90_21_fu_1565_p1 = r_24_fu_1559_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2696:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1575_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln90_22_fu_1581_p1 = r_25_fu_1575_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2698:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln90_23_fu_1597_p1 = r_26_fu_1591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2700:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln90_24_fu_1613_p1 = r_27_fu_1607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2702:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln90_25_fu_1629_p1 = r_28_fu_1623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln90_26_fu_1661_p1 = r_30_fu_1655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln90_27_fu_1677_p1 = r_31_fu_1671_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2708:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln90_28_fu_1821_p1 = r_32_fu_1815_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2710:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln90_29_fu_1837_p1 = r_33_fu_1831_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2712:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_783_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln90_2_fu_789_p1 = r_2_fu_783_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2714:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln90_30_fu_1853_p1 = r_34_fu_1847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2716:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln90_31_fu_1869_p1 = r_35_fu_1863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2718:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln90_32_fu_1885_p1 = r_36_fu_1879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2720:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln90_33_fu_1917_p1 = r_38_fu_1911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2722:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln90_34_fu_1933_p1 = r_39_fu_1927_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2724:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_2071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln90_35_fu_2077_p1 = r_40_fu_2071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_2087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln90_36_fu_2093_p1 = r_41_fu_2087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_2103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln90_37_fu_2109_p1 = r_42_fu_2103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2730:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_2119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2730 | assign zext_ln90_38_fu_2125_p1 = r_43_fu_2119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2732:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_2135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2732 | assign zext_ln90_39_fu_2141_p1 = r_44_fu_2135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2734:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_807_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2734 | assign zext_ln90_3_fu_813_p1 = r_3_fu_807_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2736:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_2167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2736 | assign zext_ln90_40_fu_2173_p1 = r_46_fu_2167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2738:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_2183_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2738 | assign zext_ln90_41_fu_2189_p1 = r_47_fu_2183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2740:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2740 | assign zext_ln90_42_fu_2333_p1 = r_48_fu_2327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2742:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2742 | assign zext_ln90_43_fu_2349_p1 = r_49_fu_2343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2744:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2744 | assign zext_ln90_44_fu_2365_p1 = r_50_fu_2359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2746:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2746 | assign zext_ln90_45_fu_2381_p1 = r_51_fu_2375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2748 | assign zext_ln90_46_fu_2397_p1 = r_52_fu_2391_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2750 | assign zext_ln90_47_fu_2429_p1 = r_54_fu_2423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2752:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2752 | assign zext_ln90_48_fu_2445_p1 = r_55_fu_2439_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2754:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2754 | assign zext_ln90_49_fu_2589_p1 = r_56_fu_2583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2756:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2756 | assign zext_ln90_4_fu_837_p1 = r_4_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2758:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2758 | assign zext_ln90_50_fu_2605_p1 = r_57_fu_2599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2760:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2760 | assign zext_ln90_51_fu_2621_p1 = r_58_fu_2615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2762:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2762 | assign zext_ln90_52_fu_2637_p1 = r_59_fu_2631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2764:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2764 | assign zext_ln90_53_fu_2653_p1 = r_60_fu_2647_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2766:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2766 | assign zext_ln90_54_fu_2685_p1 = r_62_fu_2679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2768:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2695_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2768 | assign zext_ln90_55_fu_2701_p1 = r_63_fu_2695_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2770:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2770 | assign zext_ln90_5_fu_885_p1 = r_6_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2772:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2772 | assign zext_ln90_6_fu_909_p1 = r_7_fu_903_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2774:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_1047_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2774 | assign zext_ln90_7_fu_1053_p1 = r_8_fu_1047_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2776:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_1063_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2776 | assign zext_ln90_8_fu_1069_p1 = r_9_fu_1063_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2778:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_1079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2778 | assign zext_ln90_9_fu_1085_p1 = r_10_fu_1079_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2780:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_735_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2780 | assign zext_ln90_fu_741_p1 = r_fu_735_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2\n",
      " 2864 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:2865:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_2\n",
      " 2865 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_2_o0iw8pi4/MVAU_hls_2.v:3007:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_2\n",
      " 3007 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_whecf7ra'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_whecf7ra/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_3_whecf7ra'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:121:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:178:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:186:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:189:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:202:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:212:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:226:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:233:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:246:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:264:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:278:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:295:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:298:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/StreamingFIFO_rtl_4.v:62:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_4\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/StreamingFIFO_rtl_4.v:63:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_4\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_4_2vcxy1vv/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_5xq377lh'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_5xq377lh/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_2_5xq377lh'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:487:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  487 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:488:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  488 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1349:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1349 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1350:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1350 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1351:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1351 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1352:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1352 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1863:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1863 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1887:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1887 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:1911:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1911 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2074:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign ap_phi_reg_pp0_iter0_inElem_reg_407 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2112:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3131' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign idxprom2_i_fu_2861_p1 = nf_2_reg_3131;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2248:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2248 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2250:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2250 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2252:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2252 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2254:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2254 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2256:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2256 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2258:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2258 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2260:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2260 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2262:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2861_p1' generates 64 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2262 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2861_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2574:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln108_1_fu_2887_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2576:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln108_2_fu_2902_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2578:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln108_3_fu_2917_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2580:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln108_4_fu_2932_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2582:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln108_5_fu_2947_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2584:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln108_6_fu_2962_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2586:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln108_7_fu_2977_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2588:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln108_fu_2872_p1 = p_ZL7threshs_0_q0;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2590:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_1463_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln169_10_fu_1469_p1 = add_ln169_21_fu_1463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2592:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_1473_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln169_11_fu_1479_p1 = add_ln169_22_fu_1473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2594:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_1687_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln169_12_fu_1693_p1 = add_ln169_25_fu_1687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2596:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_1703_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln169_13_fu_1709_p1 = add_ln169_27_fu_1703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2598:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_29_fu_1719_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln169_14_fu_1725_p1 = add_ln169_29_fu_1719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2600:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_1729_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln169_15_fu_1735_p1 = add_ln169_30_fu_1729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2602:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_1943_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln169_16_fu_1949_p1 = add_ln169_33_fu_1943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_35_fu_1959_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln169_17_fu_1965_p1 = add_ln169_35_fu_1959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2606:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_37_fu_1975_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln169_18_fu_1981_p1 = add_ln169_37_fu_1975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2608:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_1985_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln169_19_fu_1991_p1 = add_ln169_38_fu_1985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2610:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_935_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln169_1_fu_941_p1 = add_ln169_3_fu_935_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2612:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_2199_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln169_20_fu_2205_p1 = add_ln169_41_fu_2199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2614:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_2215_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln169_21_fu_2221_p1 = add_ln169_43_fu_2215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2616:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_2231_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln169_22_fu_2237_p1 = add_ln169_45_fu_2231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2618:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_2241_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln169_23_fu_2247_p1 = add_ln169_46_fu_2241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2620:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_2455_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln169_24_fu_2461_p1 = add_ln169_49_fu_2455_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_51_fu_2471_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln169_25_fu_2477_p1 = add_ln169_51_fu_2471_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2624:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_53_fu_2487_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln169_26_fu_2493_p1 = add_ln169_53_fu_2487_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2626:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_54_fu_2497_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln169_27_fu_2503_p1 = add_ln169_54_fu_2497_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2628:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_2711_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln169_28_fu_2717_p1 = add_ln169_57_fu_2711_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2630:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_59_fu_2727_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln169_29_fu_2733_p1 = add_ln169_59_fu_2727_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2632:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_5_fu_951_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln169_2_fu_957_p1 = add_ln169_5_fu_951_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_2743_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln169_30_fu_2749_p1 = add_ln169_61_fu_2743_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2636:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_62_fu_2753_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln169_31_fu_2759_p1 = add_ln169_62_fu_2753_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2638:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_961_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln169_3_fu_967_p1 = add_ln169_6_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2640:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_1175_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln169_4_fu_1181_p1 = add_ln169_9_fu_1175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2642:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_11_fu_1191_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln169_5_fu_1197_p1 = add_ln169_11_fu_1191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2644:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_13_fu_1207_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln169_6_fu_1213_p1 = add_ln169_13_fu_1207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2646:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_1217_p2' generates 3 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln169_7_fu_1223_p1 = add_ln169_14_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2648:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_1431_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln169_8_fu_1437_p1 = add_ln169_17_fu_1431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2650:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_1447_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln169_9_fu_1453_p1 = add_ln169_19_fu_1447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2652:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_1_fu_919_p2' generates 2 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln169_fu_925_p1 = add_ln169_1_fu_919_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2654:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_1127_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln68_1_fu_1133_p1 = r_13_fu_1127_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2656:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_1383_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln68_2_fu_1389_p1 = r_21_fu_1383_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2658:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1639_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln68_3_fu_1645_p1 = r_29_fu_1639_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2660:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1895_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln68_4_fu_1901_p1 = r_37_fu_1895_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2662:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2151_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln68_5_fu_2157_p1 = r_45_fu_2151_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2664:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2407_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln68_6_fu_2413_p1 = r_53_fu_2407_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2666:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2663_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln68_7_fu_2669_p1 = r_61_fu_2663_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2668:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_855_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln68_fu_861_p1 = r_5_fu_855_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2670:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_1095_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln90_10_fu_1101_p1 = r_11_fu_1095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2672:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_1111_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln90_11_fu_1117_p1 = r_12_fu_1111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2674:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_1143_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln90_12_fu_1149_p1 = r_14_fu_1143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2676:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_1159_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln90_13_fu_1165_p1 = r_15_fu_1159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2678:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1303_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln90_14_fu_1309_p1 = r_16_fu_1303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2680:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1319_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln90_15_fu_1325_p1 = r_17_fu_1319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1335_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln90_16_fu_1341_p1 = r_18_fu_1335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1351_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln90_17_fu_1357_p1 = r_19_fu_1351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2686:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1367_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln90_18_fu_1373_p1 = r_20_fu_1367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2688:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1399_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln90_19_fu_1405_p1 = r_22_fu_1399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2690:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_759_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln90_1_fu_765_p1 = r_1_fu_759_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2692:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1415_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln90_20_fu_1421_p1 = r_23_fu_1415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2694:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1559_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln90_21_fu_1565_p1 = r_24_fu_1559_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2696:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1575_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln90_22_fu_1581_p1 = r_25_fu_1575_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2698:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1591_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln90_23_fu_1597_p1 = r_26_fu_1591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2700:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1607_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln90_24_fu_1613_p1 = r_27_fu_1607_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2702:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1623_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln90_25_fu_1629_p1 = r_28_fu_1623_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1655_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln90_26_fu_1661_p1 = r_30_fu_1655_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1671_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln90_27_fu_1677_p1 = r_31_fu_1671_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2708:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1815_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln90_28_fu_1821_p1 = r_32_fu_1815_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2710:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln90_29_fu_1837_p1 = r_33_fu_1831_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2712:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_783_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln90_2_fu_789_p1 = r_2_fu_783_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2714:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1847_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln90_30_fu_1853_p1 = r_34_fu_1847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2716:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1863_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln90_31_fu_1869_p1 = r_35_fu_1863_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2718:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln90_32_fu_1885_p1 = r_36_fu_1879_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2720:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1911_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln90_33_fu_1917_p1 = r_38_fu_1911_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2722:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1927_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln90_34_fu_1933_p1 = r_39_fu_1927_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2724:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_2071_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln90_35_fu_2077_p1 = r_40_fu_2071_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_2087_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln90_36_fu_2093_p1 = r_41_fu_2087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_2103_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln90_37_fu_2109_p1 = r_42_fu_2103_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2730:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_2119_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2730 | assign zext_ln90_38_fu_2125_p1 = r_43_fu_2119_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2732:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_2135_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2732 | assign zext_ln90_39_fu_2141_p1 = r_44_fu_2135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2734:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_807_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2734 | assign zext_ln90_3_fu_813_p1 = r_3_fu_807_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2736:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_2167_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2736 | assign zext_ln90_40_fu_2173_p1 = r_46_fu_2167_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2738:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_2183_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2738 | assign zext_ln90_41_fu_2189_p1 = r_47_fu_2183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2740:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_2327_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2740 | assign zext_ln90_42_fu_2333_p1 = r_48_fu_2327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2742:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_2343_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2742 | assign zext_ln90_43_fu_2349_p1 = r_49_fu_2343_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2744:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_2359_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2744 | assign zext_ln90_44_fu_2365_p1 = r_50_fu_2359_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2746:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_2375_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2746 | assign zext_ln90_45_fu_2381_p1 = r_51_fu_2375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_2391_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2748 | assign zext_ln90_46_fu_2397_p1 = r_52_fu_2391_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_2423_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2750 | assign zext_ln90_47_fu_2429_p1 = r_54_fu_2423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2752:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2752 | assign zext_ln90_48_fu_2445_p1 = r_55_fu_2439_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2754:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2583_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2754 | assign zext_ln90_49_fu_2589_p1 = r_56_fu_2583_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2756:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_831_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2756 | assign zext_ln90_4_fu_837_p1 = r_4_fu_831_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2758:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2599_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2758 | assign zext_ln90_50_fu_2605_p1 = r_57_fu_2599_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2760:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2615_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2760 | assign zext_ln90_51_fu_2621_p1 = r_58_fu_2615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2762:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2631_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2762 | assign zext_ln90_52_fu_2637_p1 = r_59_fu_2631_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2764:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2647_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2764 | assign zext_ln90_53_fu_2653_p1 = r_60_fu_2647_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2766:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2679_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2766 | assign zext_ln90_54_fu_2685_p1 = r_62_fu_2679_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2768:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2695_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2768 | assign zext_ln90_55_fu_2701_p1 = r_63_fu_2695_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2770:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_879_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2770 | assign zext_ln90_5_fu_885_p1 = r_6_fu_879_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2772:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_903_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2772 | assign zext_ln90_6_fu_909_p1 = r_7_fu_903_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2774:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_1047_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2774 | assign zext_ln90_7_fu_1053_p1 = r_8_fu_1047_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2776:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_1063_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2776 | assign zext_ln90_8_fu_1069_p1 = r_9_fu_1063_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2778:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_1079_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2778 | assign zext_ln90_9_fu_1085_p1 = r_10_fu_1079_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2780:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_735_p2' generates 1 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2780 | assign zext_ln90_fu_741_p1 = r_fu_735_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1\n",
      " 2864 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:2865:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_1\n",
      " 2865 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_1_o5mvkhaq/MVAU_hls_1.v:3007:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3007 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_6_rop2sko0'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_6_rop2sko0/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_6.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0.cpp VStreamingFIFO_rtl_6__Trace__0.cpp VStreamingFIFO_rtl_6__ConstPool_0.cpp VStreamingFIFO_rtl_6___024root__Slow.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0__Slow.cpp VStreamingFIFO_rtl_6__Syms.cpp VStreamingFIFO_rtl_6__Trace__0__Slow.cpp > VStreamingFIFO_rtl_6__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_6__ALL.o VStreamingFIFO_rtl_6__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_6__ALL.a VStreamingFIFO_rtl_6__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_6__ALL.a      -o VStreamingFIFO_rtl_6\n",
      "rm VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_6_rop2sko0'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:121:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:178:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:186:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:189:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:202:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:212:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:226:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:233:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:246:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:264:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:278:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:295:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:298:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/StreamingFIFO_rtl_3.v:62:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_3\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/StreamingFIFO_rtl_3.v:63:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_3\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_3_wojkp4q1/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_5_dw7pxzu3'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_5_dw7pxzu3/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_5.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0.cpp VStreamingFIFO_rtl_5__Trace__0.cpp VStreamingFIFO_rtl_5___024root__Slow.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0__Slow.cpp VStreamingFIFO_rtl_5__Syms.cpp VStreamingFIFO_rtl_5__Trace__0__Slow.cpp > VStreamingFIFO_rtl_5__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_5__ALL.o VStreamingFIFO_rtl_5__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_5__ALL.a VStreamingFIFO_rtl_5__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_5__ALL.a      -o VStreamingFIFO_rtl_5\n",
      "rm VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_5_dw7pxzu3'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_5betmcdt/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_5betmcdt/dwc.sv:135:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                    : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_0wvkuw5q'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_0wvkuw5q/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_1_0wvkuw5q'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:121:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:178:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:186:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:189:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:202:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:212:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:226:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:233:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:246:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:264:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:278:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:295:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:298:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/StreamingFIFO_rtl_2.v:62:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_2\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/StreamingFIFO_rtl_2.v:63:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_2\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_2_lwknl_38/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_4_omjhjwou'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_4_omjhjwou/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_4.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0.cpp VStreamingFIFO_rtl_4__Trace__0.cpp VStreamingFIFO_rtl_4___024root__Slow.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0__Slow.cpp VStreamingFIFO_rtl_4__Syms.cpp VStreamingFIFO_rtl_4__Trace__0__Slow.cpp > VStreamingFIFO_rtl_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_4__ALL.o VStreamingFIFO_rtl_4__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_4__ALL.a VStreamingFIFO_rtl_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_4__ALL.a      -o VStreamingFIFO_rtl_4\n",
      "rm VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_4_omjhjwou'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_3_q844_kjv'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_3_q844_kjv/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_3.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0.cpp VStreamingFIFO_rtl_3__Trace__0.cpp VStreamingFIFO_rtl_3___024root__Slow.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0__Slow.cpp VStreamingFIFO_rtl_3__Syms.cpp VStreamingFIFO_rtl_3__Trace__0__Slow.cpp > VStreamingFIFO_rtl_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_3__ALL.o VStreamingFIFO_rtl_3__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_3__ALL.a VStreamingFIFO_rtl_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_3__ALL.a      -o VStreamingFIFO_rtl_3\n",
      "rm VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_3_q844_kjv'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:121:54: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:178:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:186:25: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:189:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:202:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:212:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:226:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:233:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:246:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:264:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:278:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:295:20: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:298:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/StreamingFIFO_rtl_1.v:62:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_1\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/StreamingFIFO_rtl_1.v:63:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_1\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_1_6tn8tb27/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:214:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  214 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:215:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  215 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:5179:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5179 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:5180:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5180 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:5181:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5181 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:5879:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5879 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:5903:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5903 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:7500:47: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 7500 | assign ap_phi_reg_pp0_iter0_inElem_reg_1905 = 'bx;\n",
      "      |                                               ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12438:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_10_cast_fu_28380_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12438 | assign zext_ln108_10_fu_28394_p1 = zext_ln108_10_cast_fu_28380_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12440:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_11_cast_fu_28404_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12440 | assign zext_ln108_11_fu_28418_p1 = zext_ln108_11_cast_fu_28404_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12442:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_12_cast_fu_28428_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12442 | assign zext_ln108_12_fu_28442_p1 = zext_ln108_12_cast_fu_28428_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12444:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_13_cast_fu_28452_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12444 | assign zext_ln108_13_fu_28466_p1 = zext_ln108_13_cast_fu_28452_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12446:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_14_cast_fu_28476_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12446 | assign zext_ln108_14_fu_28490_p1 = zext_ln108_14_cast_fu_28476_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12448:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_15_cast_fu_28500_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12448 | assign zext_ln108_15_fu_28514_p1 = zext_ln108_15_cast_fu_28500_p6;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12450:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_1_cast_fu_28164_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12450 | assign zext_ln108_1_fu_28178_p1 = zext_ln108_1_cast_fu_28164_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12452:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_2_cast_fu_28188_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12452 | assign zext_ln108_2_fu_28202_p1 = zext_ln108_2_cast_fu_28188_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12454:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_3_cast_fu_28212_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12454 | assign zext_ln108_3_fu_28226_p1 = zext_ln108_3_cast_fu_28212_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12456:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_4_cast_fu_28236_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12456 | assign zext_ln108_4_fu_28250_p1 = zext_ln108_4_cast_fu_28236_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12458:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_5_cast_fu_28260_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12458 | assign zext_ln108_5_fu_28274_p1 = zext_ln108_5_cast_fu_28260_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12460:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_6_cast_fu_28284_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12460 | assign zext_ln108_6_fu_28298_p1 = zext_ln108_6_cast_fu_28284_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12462:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_7_cast_fu_28308_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12462 | assign zext_ln108_7_fu_28322_p1 = zext_ln108_7_cast_fu_28308_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12464:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_8_cast_fu_28332_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12464 | assign zext_ln108_8_fu_28346_p1 = zext_ln108_8_cast_fu_28332_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12466:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_9_cast_fu_28356_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12466 | assign zext_ln108_9_fu_28370_p1 = zext_ln108_9_cast_fu_28356_p6;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12468:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln108_cast_fu_28140_p6' generates 9 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12468 | assign zext_ln108_fu_28154_p1 = zext_ln108_cast_fu_28140_p6;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12470:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_172_fu_8879_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12470 | assign zext_ln169_100_fu_8885_p1 = add_ln169_172_fu_8879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12472:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_174_fu_8895_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12472 | assign zext_ln169_101_fu_8901_p1 = add_ln169_174_fu_8895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12474:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_175_fu_8905_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12474 | assign zext_ln169_102_fu_8911_p1 = add_ln169_175_fu_8905_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12476:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_177_fu_8921_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12476 | assign zext_ln169_103_fu_8927_p1 = add_ln169_177_fu_8921_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12478:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_179_fu_8937_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12478 | assign zext_ln169_104_fu_8943_p1 = add_ln169_179_fu_8937_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12480:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_180_fu_8947_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12480 | assign zext_ln169_105_fu_8953_p1 = add_ln169_180_fu_8947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12482:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_181_fu_8957_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12482 | assign zext_ln169_106_fu_8963_p1 = add_ln169_181_fu_8957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_183_fu_8973_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12484 | assign zext_ln169_107_fu_8979_p1 = add_ln169_183_fu_8973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12486:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_185_fu_8989_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12486 | assign zext_ln169_108_fu_8995_p1 = add_ln169_185_fu_8989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12488:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_186_fu_8999_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12488 | assign zext_ln169_109_fu_9005_p1 = add_ln169_186_fu_8999_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12490:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_19_fu_4073_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12490 | assign zext_ln169_10_fu_4079_p1 = add_ln169_19_fu_4073_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12492:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_188_fu_9015_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12492 | assign zext_ln169_110_fu_9021_p1 = add_ln169_188_fu_9015_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12494:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_189_fu_9025_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12494 | assign zext_ln169_111_fu_9031_p1 = add_ln169_189_fu_9025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_190_fu_9035_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12496 | assign zext_ln169_112_fu_9041_p1 = add_ln169_190_fu_9035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12498:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_192_fu_9051_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12498 | assign zext_ln169_113_fu_9057_p1 = add_ln169_192_fu_9051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12500:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_193_fu_9061_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12500 | assign zext_ln169_114_fu_9067_p1 = add_ln169_193_fu_9061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12502:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_194_fu_9071_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12502 | assign zext_ln169_115_fu_9077_p1 = add_ln169_194_fu_9071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12504:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_196_fu_10263_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12504 | assign zext_ln169_116_fu_10269_p1 = add_ln169_196_fu_10263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12506:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_199_fu_10285_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12506 | assign zext_ln169_117_fu_10291_p1 = add_ln169_199_fu_10285_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_202_fu_10307_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12508 | assign zext_ln169_118_fu_10313_p1 = add_ln169_202_fu_10307_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_204_fu_10323_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12510 | assign zext_ln169_119_fu_10329_p1 = add_ln169_204_fu_10323_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12512:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_21_fu_4089_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12512 | assign zext_ln169_11_fu_4095_p1 = add_ln169_21_fu_4089_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12514:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_205_fu_10333_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12514 | assign zext_ln169_120_fu_10339_p1 = add_ln169_205_fu_10333_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12516:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_208_fu_10355_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12516 | assign zext_ln169_121_fu_10361_p1 = add_ln169_208_fu_10355_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12518:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_210_fu_10371_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12518 | assign zext_ln169_122_fu_10377_p1 = add_ln169_210_fu_10371_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12520:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_211_fu_10381_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12520 | assign zext_ln169_123_fu_10387_p1 = add_ln169_211_fu_10381_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_213_fu_10397_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12522 | assign zext_ln169_124_fu_10403_p1 = add_ln169_213_fu_10397_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_214_fu_10407_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12524 | assign zext_ln169_125_fu_10413_p1 = add_ln169_214_fu_10407_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12526:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_215_fu_10417_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12526 | assign zext_ln169_126_fu_10423_p1 = add_ln169_215_fu_10417_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12528:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_217_fu_10433_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12528 | assign zext_ln169_127_fu_10439_p1 = add_ln169_217_fu_10433_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12530:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_218_fu_10443_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12530 | assign zext_ln169_128_fu_10449_p1 = add_ln169_218_fu_10443_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_221_fu_10465_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12532 | assign zext_ln169_129_fu_10471_p1 = add_ln169_221_fu_10465_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12534:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_22_fu_4099_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12534 | assign zext_ln169_12_fu_4105_p1 = add_ln169_22_fu_4099_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12536:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_223_fu_10481_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12536 | assign zext_ln169_130_fu_10487_p1 = add_ln169_223_fu_10481_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12538:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_224_fu_10491_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12538 | assign zext_ln169_131_fu_10497_p1 = add_ln169_224_fu_10491_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12540:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_226_fu_10507_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12540 | assign zext_ln169_132_fu_10513_p1 = add_ln169_226_fu_10507_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12542:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_228_fu_10523_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12542 | assign zext_ln169_133_fu_10529_p1 = add_ln169_228_fu_10523_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12544:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_229_fu_10533_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12544 | assign zext_ln169_134_fu_10539_p1 = add_ln169_229_fu_10533_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12546:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_230_fu_10543_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12546 | assign zext_ln169_135_fu_10549_p1 = add_ln169_230_fu_10543_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_232_fu_10559_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12548 | assign zext_ln169_136_fu_10565_p1 = add_ln169_232_fu_10559_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_234_fu_10575_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12550 | assign zext_ln169_137_fu_10581_p1 = add_ln169_234_fu_10575_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12552:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_235_fu_10585_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12552 | assign zext_ln169_138_fu_10591_p1 = add_ln169_235_fu_10585_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_237_fu_10601_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12554 | assign zext_ln169_139_fu_10607_p1 = add_ln169_237_fu_10601_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12556:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_25_fu_4121_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12556 | assign zext_ln169_13_fu_4127_p1 = add_ln169_25_fu_4121_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_238_fu_10611_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12558 | assign zext_ln169_140_fu_10617_p1 = add_ln169_238_fu_10611_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12560:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_239_fu_10621_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12560 | assign zext_ln169_141_fu_10627_p1 = add_ln169_239_fu_10621_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12562:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_241_fu_10637_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12562 | assign zext_ln169_142_fu_10643_p1 = add_ln169_241_fu_10637_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12564:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_242_fu_10647_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12564 | assign zext_ln169_143_fu_10653_p1 = add_ln169_242_fu_10647_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12566:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_243_fu_10657_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12566 | assign zext_ln169_144_fu_10663_p1 = add_ln169_243_fu_10657_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12568:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_245_fu_11849_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12568 | assign zext_ln169_145_fu_11855_p1 = add_ln169_245_fu_11849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12570:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_248_fu_11871_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12570 | assign zext_ln169_146_fu_11877_p1 = add_ln169_248_fu_11871_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_251_fu_11893_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12572 | assign zext_ln169_147_fu_11899_p1 = add_ln169_251_fu_11893_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_253_fu_11909_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12574 | assign zext_ln169_148_fu_11915_p1 = add_ln169_253_fu_11909_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12576:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_254_fu_11919_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12576 | assign zext_ln169_149_fu_11925_p1 = add_ln169_254_fu_11919_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12578:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_27_fu_4137_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12578 | assign zext_ln169_14_fu_4143_p1 = add_ln169_27_fu_4137_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_257_fu_11941_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12580 | assign zext_ln169_150_fu_11947_p1 = add_ln169_257_fu_11941_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_259_fu_11957_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12582 | assign zext_ln169_151_fu_11963_p1 = add_ln169_259_fu_11957_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12584:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_260_fu_11967_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12584 | assign zext_ln169_152_fu_11973_p1 = add_ln169_260_fu_11967_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_262_fu_11983_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12586 | assign zext_ln169_153_fu_11989_p1 = add_ln169_262_fu_11983_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12588:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_263_fu_11993_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12588 | assign zext_ln169_154_fu_11999_p1 = add_ln169_263_fu_11993_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_264_fu_12003_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12590 | assign zext_ln169_155_fu_12009_p1 = add_ln169_264_fu_12003_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_266_fu_12019_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12592 | assign zext_ln169_156_fu_12025_p1 = add_ln169_266_fu_12019_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12594:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_267_fu_12029_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12594 | assign zext_ln169_157_fu_12035_p1 = add_ln169_267_fu_12029_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_270_fu_12051_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12596 | assign zext_ln169_158_fu_12057_p1 = add_ln169_270_fu_12051_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_272_fu_12067_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12598 | assign zext_ln169_159_fu_12073_p1 = add_ln169_272_fu_12067_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12600:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_28_fu_4147_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12600 | assign zext_ln169_15_fu_4153_p1 = add_ln169_28_fu_4147_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_273_fu_12077_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12602 | assign zext_ln169_160_fu_12083_p1 = add_ln169_273_fu_12077_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_275_fu_12093_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12604 | assign zext_ln169_161_fu_12099_p1 = add_ln169_275_fu_12093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_277_fu_12109_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12606 | assign zext_ln169_162_fu_12115_p1 = add_ln169_277_fu_12109_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_278_fu_12119_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12608 | assign zext_ln169_163_fu_12125_p1 = add_ln169_278_fu_12119_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12610:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_279_fu_12129_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12610 | assign zext_ln169_164_fu_12135_p1 = add_ln169_279_fu_12129_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_281_fu_12145_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12612 | assign zext_ln169_165_fu_12151_p1 = add_ln169_281_fu_12145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_283_fu_12161_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12614 | assign zext_ln169_166_fu_12167_p1 = add_ln169_283_fu_12161_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_284_fu_12171_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12616 | assign zext_ln169_167_fu_12177_p1 = add_ln169_284_fu_12171_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_286_fu_12187_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12618 | assign zext_ln169_168_fu_12193_p1 = add_ln169_286_fu_12187_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_287_fu_12197_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12620 | assign zext_ln169_169_fu_12203_p1 = add_ln169_287_fu_12197_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12622:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_30_fu_4163_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12622 | assign zext_ln169_16_fu_4169_p1 = add_ln169_30_fu_4163_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_288_fu_12207_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12624 | assign zext_ln169_170_fu_12213_p1 = add_ln169_288_fu_12207_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12626:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_290_fu_12223_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12626 | assign zext_ln169_171_fu_12229_p1 = add_ln169_290_fu_12223_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12628:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_291_fu_12233_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12628 | assign zext_ln169_172_fu_12239_p1 = add_ln169_291_fu_12233_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12630:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_292_fu_12243_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12630 | assign zext_ln169_173_fu_12249_p1 = add_ln169_292_fu_12243_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12632:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_294_fu_13435_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12632 | assign zext_ln169_174_fu_13441_p1 = add_ln169_294_fu_13435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12634:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_297_fu_13457_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12634 | assign zext_ln169_175_fu_13463_p1 = add_ln169_297_fu_13457_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_300_fu_13479_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12636 | assign zext_ln169_176_fu_13485_p1 = add_ln169_300_fu_13479_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_302_fu_13495_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12638 | assign zext_ln169_177_fu_13501_p1 = add_ln169_302_fu_13495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12640:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_303_fu_13505_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12640 | assign zext_ln169_178_fu_13511_p1 = add_ln169_303_fu_13505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_306_fu_13527_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12642 | assign zext_ln169_179_fu_13533_p1 = add_ln169_306_fu_13527_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12644:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_32_fu_4179_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12644 | assign zext_ln169_17_fu_4185_p1 = add_ln169_32_fu_4179_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_308_fu_13543_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12646 | assign zext_ln169_180_fu_13549_p1 = add_ln169_308_fu_13543_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_309_fu_13553_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12648 | assign zext_ln169_181_fu_13559_p1 = add_ln169_309_fu_13553_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12650:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_311_fu_13569_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12650 | assign zext_ln169_182_fu_13575_p1 = add_ln169_311_fu_13569_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_312_fu_13579_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12652 | assign zext_ln169_183_fu_13585_p1 = add_ln169_312_fu_13579_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12654:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_313_fu_13589_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12654 | assign zext_ln169_184_fu_13595_p1 = add_ln169_313_fu_13589_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12656:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_315_fu_13605_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12656 | assign zext_ln169_185_fu_13611_p1 = add_ln169_315_fu_13605_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12658:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_316_fu_13615_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12658 | assign zext_ln169_186_fu_13621_p1 = add_ln169_316_fu_13615_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_319_fu_13637_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12660 | assign zext_ln169_187_fu_13643_p1 = add_ln169_319_fu_13637_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_321_fu_13653_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12662 | assign zext_ln169_188_fu_13659_p1 = add_ln169_321_fu_13653_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12664:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_322_fu_13663_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12664 | assign zext_ln169_189_fu_13669_p1 = add_ln169_322_fu_13663_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12666:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_33_fu_4189_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12666 | assign zext_ln169_18_fu_4195_p1 = add_ln169_33_fu_4189_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_324_fu_13679_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12668 | assign zext_ln169_190_fu_13685_p1 = add_ln169_324_fu_13679_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_326_fu_13695_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12670 | assign zext_ln169_191_fu_13701_p1 = add_ln169_326_fu_13695_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12672:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_327_fu_13705_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12672 | assign zext_ln169_192_fu_13711_p1 = add_ln169_327_fu_13705_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12674:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_328_fu_13715_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12674 | assign zext_ln169_193_fu_13721_p1 = add_ln169_328_fu_13715_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_330_fu_13731_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12676 | assign zext_ln169_194_fu_13737_p1 = add_ln169_330_fu_13731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_332_fu_13747_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12678 | assign zext_ln169_195_fu_13753_p1 = add_ln169_332_fu_13747_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12680:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_333_fu_13757_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12680 | assign zext_ln169_196_fu_13763_p1 = add_ln169_333_fu_13757_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_335_fu_13773_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12682 | assign zext_ln169_197_fu_13779_p1 = add_ln169_335_fu_13773_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_336_fu_13783_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12684 | assign zext_ln169_198_fu_13789_p1 = add_ln169_336_fu_13783_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_337_fu_13793_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12686 | assign zext_ln169_199_fu_13799_p1 = add_ln169_337_fu_13793_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12688:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_34_fu_4199_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12688 | assign zext_ln169_19_fu_4205_p1 = add_ln169_34_fu_4199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12690:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_3_fu_3941_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12690 | assign zext_ln169_1_fu_3947_p1 = add_ln169_3_fu_3941_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_339_fu_13809_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12692 | assign zext_ln169_200_fu_13815_p1 = add_ln169_339_fu_13809_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12694:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_340_fu_13819_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12694 | assign zext_ln169_201_fu_13825_p1 = add_ln169_340_fu_13819_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12696:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_341_fu_13829_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12696 | assign zext_ln169_202_fu_13835_p1 = add_ln169_341_fu_13829_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12698:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_343_fu_15021_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12698 | assign zext_ln169_203_fu_15027_p1 = add_ln169_343_fu_15021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12700:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_346_fu_15043_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12700 | assign zext_ln169_204_fu_15049_p1 = add_ln169_346_fu_15043_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_349_fu_15065_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12702 | assign zext_ln169_205_fu_15071_p1 = add_ln169_349_fu_15065_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_351_fu_15081_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12704 | assign zext_ln169_206_fu_15087_p1 = add_ln169_351_fu_15081_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12706:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_352_fu_15091_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12706 | assign zext_ln169_207_fu_15097_p1 = add_ln169_352_fu_15091_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_355_fu_15113_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12708 | assign zext_ln169_208_fu_15119_p1 = add_ln169_355_fu_15113_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_357_fu_15129_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12710 | assign zext_ln169_209_fu_15135_p1 = add_ln169_357_fu_15129_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_36_fu_4215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12712 | assign zext_ln169_20_fu_4221_p1 = add_ln169_36_fu_4215_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12714:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_358_fu_15139_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12714 | assign zext_ln169_210_fu_15145_p1 = add_ln169_358_fu_15139_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12716:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_360_fu_15155_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12716 | assign zext_ln169_211_fu_15161_p1 = add_ln169_360_fu_15155_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12718:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_361_fu_15165_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12718 | assign zext_ln169_212_fu_15171_p1 = add_ln169_361_fu_15165_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_362_fu_15175_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12720 | assign zext_ln169_213_fu_15181_p1 = add_ln169_362_fu_15175_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12722:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_364_fu_15191_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12722 | assign zext_ln169_214_fu_15197_p1 = add_ln169_364_fu_15191_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12724:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_365_fu_15201_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12724 | assign zext_ln169_215_fu_15207_p1 = add_ln169_365_fu_15201_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12726:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_368_fu_15223_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12726 | assign zext_ln169_216_fu_15229_p1 = add_ln169_368_fu_15223_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_370_fu_15239_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12728 | assign zext_ln169_217_fu_15245_p1 = add_ln169_370_fu_15239_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_371_fu_15249_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12730 | assign zext_ln169_218_fu_15255_p1 = add_ln169_371_fu_15249_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_373_fu_15265_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12732 | assign zext_ln169_219_fu_15271_p1 = add_ln169_373_fu_15265_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12734:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_38_fu_4231_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12734 | assign zext_ln169_21_fu_4237_p1 = add_ln169_38_fu_4231_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_375_fu_15281_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12736 | assign zext_ln169_220_fu_15287_p1 = add_ln169_375_fu_15281_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12738:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_376_fu_15291_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12738 | assign zext_ln169_221_fu_15297_p1 = add_ln169_376_fu_15291_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12740:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_377_fu_15301_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12740 | assign zext_ln169_222_fu_15307_p1 = add_ln169_377_fu_15301_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_379_fu_15317_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12742 | assign zext_ln169_223_fu_15323_p1 = add_ln169_379_fu_15317_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_381_fu_15333_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12744 | assign zext_ln169_224_fu_15339_p1 = add_ln169_381_fu_15333_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12746:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_382_fu_15343_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12746 | assign zext_ln169_225_fu_15349_p1 = add_ln169_382_fu_15343_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_384_fu_15359_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12748 | assign zext_ln169_226_fu_15365_p1 = add_ln169_384_fu_15359_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_385_fu_15369_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12750 | assign zext_ln169_227_fu_15375_p1 = add_ln169_385_fu_15369_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_386_fu_15379_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12752 | assign zext_ln169_228_fu_15385_p1 = add_ln169_386_fu_15379_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_388_fu_15395_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12754 | assign zext_ln169_229_fu_15401_p1 = add_ln169_388_fu_15395_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12756:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_39_fu_4241_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12756 | assign zext_ln169_22_fu_4247_p1 = add_ln169_39_fu_4241_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12758:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_389_fu_15405_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12758 | assign zext_ln169_230_fu_15411_p1 = add_ln169_389_fu_15405_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12760:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_390_fu_15415_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12760 | assign zext_ln169_231_fu_15421_p1 = add_ln169_390_fu_15415_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12762:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_392_fu_16607_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12762 | assign zext_ln169_232_fu_16613_p1 = add_ln169_392_fu_16607_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12764:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_395_fu_16629_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12764 | assign zext_ln169_233_fu_16635_p1 = add_ln169_395_fu_16629_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_398_fu_16651_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12766 | assign zext_ln169_234_fu_16657_p1 = add_ln169_398_fu_16651_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_400_fu_16667_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12768 | assign zext_ln169_235_fu_16673_p1 = add_ln169_400_fu_16667_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12770:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_401_fu_16677_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12770 | assign zext_ln169_236_fu_16683_p1 = add_ln169_401_fu_16677_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_404_fu_16699_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12772 | assign zext_ln169_237_fu_16705_p1 = add_ln169_404_fu_16699_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_406_fu_16715_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12774 | assign zext_ln169_238_fu_16721_p1 = add_ln169_406_fu_16715_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12776:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_407_fu_16725_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12776 | assign zext_ln169_239_fu_16731_p1 = add_ln169_407_fu_16725_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12778:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_41_fu_4257_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12778 | assign zext_ln169_23_fu_4263_p1 = add_ln169_41_fu_4257_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_409_fu_16741_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12780 | assign zext_ln169_240_fu_16747_p1 = add_ln169_409_fu_16741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12782:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_410_fu_16751_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12782 | assign zext_ln169_241_fu_16757_p1 = add_ln169_410_fu_16751_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12784:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_411_fu_16761_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12784 | assign zext_ln169_242_fu_16767_p1 = add_ln169_411_fu_16761_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12786:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_413_fu_16777_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12786 | assign zext_ln169_243_fu_16783_p1 = add_ln169_413_fu_16777_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12788:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_414_fu_16787_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12788 | assign zext_ln169_244_fu_16793_p1 = add_ln169_414_fu_16787_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_417_fu_16809_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12790 | assign zext_ln169_245_fu_16815_p1 = add_ln169_417_fu_16809_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_419_fu_16825_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12792 | assign zext_ln169_246_fu_16831_p1 = add_ln169_419_fu_16825_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12794:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_420_fu_16835_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12794 | assign zext_ln169_247_fu_16841_p1 = add_ln169_420_fu_16835_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_422_fu_16851_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12796 | assign zext_ln169_248_fu_16857_p1 = add_ln169_422_fu_16851_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_424_fu_16867_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12798 | assign zext_ln169_249_fu_16873_p1 = add_ln169_424_fu_16867_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12800:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_42_fu_4267_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12800 | assign zext_ln169_24_fu_4273_p1 = add_ln169_42_fu_4267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12802:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_425_fu_16877_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12802 | assign zext_ln169_250_fu_16883_p1 = add_ln169_425_fu_16877_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12804:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_426_fu_16887_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12804 | assign zext_ln169_251_fu_16893_p1 = add_ln169_426_fu_16887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12806:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_428_fu_16903_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12806 | assign zext_ln169_252_fu_16909_p1 = add_ln169_428_fu_16903_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_430_fu_16919_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12808 | assign zext_ln169_253_fu_16925_p1 = add_ln169_430_fu_16919_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_431_fu_16929_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12810 | assign zext_ln169_254_fu_16935_p1 = add_ln169_431_fu_16929_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_433_fu_16945_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12812 | assign zext_ln169_255_fu_16951_p1 = add_ln169_433_fu_16945_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_434_fu_16955_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12814 | assign zext_ln169_256_fu_16961_p1 = add_ln169_434_fu_16955_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_435_fu_16965_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12816 | assign zext_ln169_257_fu_16971_p1 = add_ln169_435_fu_16965_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_437_fu_16981_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12818 | assign zext_ln169_258_fu_16987_p1 = add_ln169_437_fu_16981_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12820:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_438_fu_16991_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12820 | assign zext_ln169_259_fu_16997_p1 = add_ln169_438_fu_16991_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12822:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_43_fu_4277_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12822 | assign zext_ln169_25_fu_4283_p1 = add_ln169_43_fu_4277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12824:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_439_fu_17001_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12824 | assign zext_ln169_260_fu_17007_p1 = add_ln169_439_fu_17001_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12826:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_441_fu_18193_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12826 | assign zext_ln169_261_fu_18199_p1 = add_ln169_441_fu_18193_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12828:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_444_fu_18215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12828 | assign zext_ln169_262_fu_18221_p1 = add_ln169_444_fu_18215_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_447_fu_18237_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12830 | assign zext_ln169_263_fu_18243_p1 = add_ln169_447_fu_18237_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_449_fu_18253_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12832 | assign zext_ln169_264_fu_18259_p1 = add_ln169_449_fu_18253_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12834:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_450_fu_18263_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12834 | assign zext_ln169_265_fu_18269_p1 = add_ln169_450_fu_18263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12836:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_453_fu_18285_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12836 | assign zext_ln169_266_fu_18291_p1 = add_ln169_453_fu_18285_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_455_fu_18301_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12838 | assign zext_ln169_267_fu_18307_p1 = add_ln169_455_fu_18301_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_456_fu_18311_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12840 | assign zext_ln169_268_fu_18317_p1 = add_ln169_456_fu_18311_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_458_fu_18327_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12842 | assign zext_ln169_269_fu_18333_p1 = add_ln169_458_fu_18327_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12844:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_45_fu_4293_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12844 | assign zext_ln169_26_fu_4299_p1 = add_ln169_45_fu_4293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_459_fu_18337_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12846 | assign zext_ln169_270_fu_18343_p1 = add_ln169_459_fu_18337_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_460_fu_18347_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12848 | assign zext_ln169_271_fu_18353_p1 = add_ln169_460_fu_18347_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_462_fu_18363_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12850 | assign zext_ln169_272_fu_18369_p1 = add_ln169_462_fu_18363_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12852:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_463_fu_18373_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12852 | assign zext_ln169_273_fu_18379_p1 = add_ln169_463_fu_18373_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_466_fu_18395_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12854 | assign zext_ln169_274_fu_18401_p1 = add_ln169_466_fu_18395_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_468_fu_18411_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12856 | assign zext_ln169_275_fu_18417_p1 = add_ln169_468_fu_18411_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_469_fu_18421_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12858 | assign zext_ln169_276_fu_18427_p1 = add_ln169_469_fu_18421_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_471_fu_18437_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12860 | assign zext_ln169_277_fu_18443_p1 = add_ln169_471_fu_18437_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_473_fu_18453_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12862 | assign zext_ln169_278_fu_18459_p1 = add_ln169_473_fu_18453_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_474_fu_18463_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12864 | assign zext_ln169_279_fu_18469_p1 = add_ln169_474_fu_18463_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12866:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_46_fu_4303_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12866 | assign zext_ln169_27_fu_4309_p1 = add_ln169_46_fu_4303_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12868:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_475_fu_18473_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12868 | assign zext_ln169_280_fu_18479_p1 = add_ln169_475_fu_18473_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_477_fu_18489_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12870 | assign zext_ln169_281_fu_18495_p1 = add_ln169_477_fu_18489_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12872:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_479_fu_18505_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12872 | assign zext_ln169_282_fu_18511_p1 = add_ln169_479_fu_18505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12874:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_480_fu_18515_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12874 | assign zext_ln169_283_fu_18521_p1 = add_ln169_480_fu_18515_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_482_fu_18531_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12876 | assign zext_ln169_284_fu_18537_p1 = add_ln169_482_fu_18531_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_483_fu_18541_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12878 | assign zext_ln169_285_fu_18547_p1 = add_ln169_483_fu_18541_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_484_fu_18551_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12880 | assign zext_ln169_286_fu_18557_p1 = add_ln169_484_fu_18551_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_486_fu_18567_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12882 | assign zext_ln169_287_fu_18573_p1 = add_ln169_486_fu_18567_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12884:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_487_fu_18577_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12884 | assign zext_ln169_288_fu_18583_p1 = add_ln169_487_fu_18577_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12886:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_488_fu_18587_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12886 | assign zext_ln169_289_fu_18593_p1 = add_ln169_488_fu_18587_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12888:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_47_fu_4313_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12888 | assign zext_ln169_28_fu_4319_p1 = add_ln169_47_fu_4313_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12890:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_490_fu_19779_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12890 | assign zext_ln169_290_fu_19785_p1 = add_ln169_490_fu_19779_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12892:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_493_fu_19801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12892 | assign zext_ln169_291_fu_19807_p1 = add_ln169_493_fu_19801_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_496_fu_19823_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12894 | assign zext_ln169_292_fu_19829_p1 = add_ln169_496_fu_19823_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12896:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_498_fu_19839_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12896 | assign zext_ln169_293_fu_19845_p1 = add_ln169_498_fu_19839_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12898:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_499_fu_19849_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12898 | assign zext_ln169_294_fu_19855_p1 = add_ln169_499_fu_19849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_502_fu_19871_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12900 | assign zext_ln169_295_fu_19877_p1 = add_ln169_502_fu_19871_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12902:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_504_fu_19887_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12902 | assign zext_ln169_296_fu_19893_p1 = add_ln169_504_fu_19887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12904:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_505_fu_19897_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12904 | assign zext_ln169_297_fu_19903_p1 = add_ln169_505_fu_19897_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_507_fu_19913_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12906 | assign zext_ln169_298_fu_19919_p1 = add_ln169_507_fu_19913_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_508_fu_19923_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12908 | assign zext_ln169_299_fu_19929_p1 = add_ln169_508_fu_19923_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12910:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_49_fu_5505_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12910 | assign zext_ln169_29_fu_5511_p1 = add_ln169_49_fu_5505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12912:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_6_fu_3963_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12912 | assign zext_ln169_2_fu_3969_p1 = add_ln169_6_fu_3963_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_509_fu_19933_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12914 | assign zext_ln169_300_fu_19939_p1 = add_ln169_509_fu_19933_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12916:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_511_fu_19949_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12916 | assign zext_ln169_301_fu_19955_p1 = add_ln169_511_fu_19949_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12918:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_512_fu_19959_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12918 | assign zext_ln169_302_fu_19965_p1 = add_ln169_512_fu_19959_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12920:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_515_fu_19981_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12920 | assign zext_ln169_303_fu_19987_p1 = add_ln169_515_fu_19981_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_517_fu_19997_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12922 | assign zext_ln169_304_fu_20003_p1 = add_ln169_517_fu_19997_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12924:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_518_fu_20007_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12924 | assign zext_ln169_305_fu_20013_p1 = add_ln169_518_fu_20007_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_520_fu_20023_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12926 | assign zext_ln169_306_fu_20029_p1 = add_ln169_520_fu_20023_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_522_fu_20039_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12928 | assign zext_ln169_307_fu_20045_p1 = add_ln169_522_fu_20039_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12930:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_523_fu_20049_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12930 | assign zext_ln169_308_fu_20055_p1 = add_ln169_523_fu_20049_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12932:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_524_fu_20059_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12932 | assign zext_ln169_309_fu_20065_p1 = add_ln169_524_fu_20059_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12934:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_52_fu_5527_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12934 | assign zext_ln169_30_fu_5533_p1 = add_ln169_52_fu_5527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12936:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_526_fu_20075_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12936 | assign zext_ln169_310_fu_20081_p1 = add_ln169_526_fu_20075_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12938:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_528_fu_20091_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12938 | assign zext_ln169_311_fu_20097_p1 = add_ln169_528_fu_20091_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12940:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_529_fu_20101_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12940 | assign zext_ln169_312_fu_20107_p1 = add_ln169_529_fu_20101_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_531_fu_20117_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12942 | assign zext_ln169_313_fu_20123_p1 = add_ln169_531_fu_20117_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12944:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_532_fu_20127_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12944 | assign zext_ln169_314_fu_20133_p1 = add_ln169_532_fu_20127_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12946:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_533_fu_20137_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12946 | assign zext_ln169_315_fu_20143_p1 = add_ln169_533_fu_20137_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12948:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_535_fu_20153_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12948 | assign zext_ln169_316_fu_20159_p1 = add_ln169_535_fu_20153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12950:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_536_fu_20163_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12950 | assign zext_ln169_317_fu_20169_p1 = add_ln169_536_fu_20163_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12952:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_537_fu_20173_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12952 | assign zext_ln169_318_fu_20179_p1 = add_ln169_537_fu_20173_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12954:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_539_fu_21365_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12954 | assign zext_ln169_319_fu_21371_p1 = add_ln169_539_fu_21365_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12956:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_55_fu_5549_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12956 | assign zext_ln169_31_fu_5555_p1 = add_ln169_55_fu_5549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12958:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_542_fu_21387_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12958 | assign zext_ln169_320_fu_21393_p1 = add_ln169_542_fu_21387_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12960:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_545_fu_21409_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12960 | assign zext_ln169_321_fu_21415_p1 = add_ln169_545_fu_21409_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_547_fu_21425_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12962 | assign zext_ln169_322_fu_21431_p1 = add_ln169_547_fu_21425_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12964:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_548_fu_21435_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12964 | assign zext_ln169_323_fu_21441_p1 = add_ln169_548_fu_21435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_551_fu_21457_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12966 | assign zext_ln169_324_fu_21463_p1 = add_ln169_551_fu_21457_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_553_fu_21473_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12968 | assign zext_ln169_325_fu_21479_p1 = add_ln169_553_fu_21473_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_554_fu_21483_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12970 | assign zext_ln169_326_fu_21489_p1 = add_ln169_554_fu_21483_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_556_fu_21499_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12972 | assign zext_ln169_327_fu_21505_p1 = add_ln169_556_fu_21499_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_557_fu_21509_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12974 | assign zext_ln169_328_fu_21515_p1 = add_ln169_557_fu_21509_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12976:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_558_fu_21519_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12976 | assign zext_ln169_329_fu_21525_p1 = add_ln169_558_fu_21519_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12978:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_57_fu_5565_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12978 | assign zext_ln169_32_fu_5571_p1 = add_ln169_57_fu_5565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12980:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_560_fu_21535_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12980 | assign zext_ln169_330_fu_21541_p1 = add_ln169_560_fu_21535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12982:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_561_fu_21545_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12982 | assign zext_ln169_331_fu_21551_p1 = add_ln169_561_fu_21545_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12984:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_564_fu_21567_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12984 | assign zext_ln169_332_fu_21573_p1 = add_ln169_564_fu_21567_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_566_fu_21583_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12986 | assign zext_ln169_333_fu_21589_p1 = add_ln169_566_fu_21583_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_567_fu_21593_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12988 | assign zext_ln169_334_fu_21599_p1 = add_ln169_567_fu_21593_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_569_fu_21609_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12990 | assign zext_ln169_335_fu_21615_p1 = add_ln169_569_fu_21609_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12992:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_571_fu_21625_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12992 | assign zext_ln169_336_fu_21631_p1 = add_ln169_571_fu_21625_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12994:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_572_fu_21635_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12994 | assign zext_ln169_337_fu_21641_p1 = add_ln169_572_fu_21635_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12996:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_573_fu_21645_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12996 | assign zext_ln169_338_fu_21651_p1 = add_ln169_573_fu_21645_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:12998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_575_fu_21661_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12998 | assign zext_ln169_339_fu_21667_p1 = add_ln169_575_fu_21661_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13000:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_58_fu_5575_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13000 | assign zext_ln169_33_fu_5581_p1 = add_ln169_58_fu_5575_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_577_fu_21677_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13002 | assign zext_ln169_340_fu_21683_p1 = add_ln169_577_fu_21677_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13004:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_578_fu_21687_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13004 | assign zext_ln169_341_fu_21693_p1 = add_ln169_578_fu_21687_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13006:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_580_fu_21703_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13006 | assign zext_ln169_342_fu_21709_p1 = add_ln169_580_fu_21703_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_581_fu_21713_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13008 | assign zext_ln169_343_fu_21719_p1 = add_ln169_581_fu_21713_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13010:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_582_fu_21723_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13010 | assign zext_ln169_344_fu_21729_p1 = add_ln169_582_fu_21723_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13012:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_584_fu_21739_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13012 | assign zext_ln169_345_fu_21745_p1 = add_ln169_584_fu_21739_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13014:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_585_fu_21749_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13014 | assign zext_ln169_346_fu_21755_p1 = add_ln169_585_fu_21749_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13016:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_586_fu_21759_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13016 | assign zext_ln169_347_fu_21765_p1 = add_ln169_586_fu_21759_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13018:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_588_fu_22951_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13018 | assign zext_ln169_348_fu_22957_p1 = add_ln169_588_fu_22951_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13020:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_591_fu_22973_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13020 | assign zext_ln169_349_fu_22979_p1 = add_ln169_591_fu_22973_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13022:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_61_fu_5597_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13022 | assign zext_ln169_34_fu_5603_p1 = add_ln169_61_fu_5597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13024:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_594_fu_22995_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13024 | assign zext_ln169_350_fu_23001_p1 = add_ln169_594_fu_22995_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_596_fu_23011_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13026 | assign zext_ln169_351_fu_23017_p1 = add_ln169_596_fu_23011_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13028:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_597_fu_23021_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13028 | assign zext_ln169_352_fu_23027_p1 = add_ln169_597_fu_23021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_600_fu_23043_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13030 | assign zext_ln169_353_fu_23049_p1 = add_ln169_600_fu_23043_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_602_fu_23059_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13032 | assign zext_ln169_354_fu_23065_p1 = add_ln169_602_fu_23059_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_603_fu_23069_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13034 | assign zext_ln169_355_fu_23075_p1 = add_ln169_603_fu_23069_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_605_fu_23085_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13036 | assign zext_ln169_356_fu_23091_p1 = add_ln169_605_fu_23085_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_606_fu_23095_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13038 | assign zext_ln169_357_fu_23101_p1 = add_ln169_606_fu_23095_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_607_fu_23105_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13040 | assign zext_ln169_358_fu_23111_p1 = add_ln169_607_fu_23105_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_609_fu_23121_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13042 | assign zext_ln169_359_fu_23127_p1 = add_ln169_609_fu_23121_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13044:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_63_fu_5613_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13044 | assign zext_ln169_35_fu_5619_p1 = add_ln169_63_fu_5613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13046:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_610_fu_23131_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13046 | assign zext_ln169_360_fu_23137_p1 = add_ln169_610_fu_23131_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13048:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_613_fu_23153_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13048 | assign zext_ln169_361_fu_23159_p1 = add_ln169_613_fu_23153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_615_fu_23169_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13050 | assign zext_ln169_362_fu_23175_p1 = add_ln169_615_fu_23169_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13052:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_616_fu_23179_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13052 | assign zext_ln169_363_fu_23185_p1 = add_ln169_616_fu_23179_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_618_fu_23195_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13054 | assign zext_ln169_364_fu_23201_p1 = add_ln169_618_fu_23195_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_620_fu_23211_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13056 | assign zext_ln169_365_fu_23217_p1 = add_ln169_620_fu_23211_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_621_fu_23221_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13058 | assign zext_ln169_366_fu_23227_p1 = add_ln169_621_fu_23221_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13060:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_622_fu_23231_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13060 | assign zext_ln169_367_fu_23237_p1 = add_ln169_622_fu_23231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_624_fu_23247_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13062 | assign zext_ln169_368_fu_23253_p1 = add_ln169_624_fu_23247_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_626_fu_23263_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13064 | assign zext_ln169_369_fu_23269_p1 = add_ln169_626_fu_23263_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13066:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_64_fu_5623_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13066 | assign zext_ln169_36_fu_5629_p1 = add_ln169_64_fu_5623_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13068:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_627_fu_23273_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13068 | assign zext_ln169_370_fu_23279_p1 = add_ln169_627_fu_23273_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_629_fu_23289_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13070 | assign zext_ln169_371_fu_23295_p1 = add_ln169_629_fu_23289_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13072:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_630_fu_23299_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13072 | assign zext_ln169_372_fu_23305_p1 = add_ln169_630_fu_23299_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_631_fu_23309_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13074 | assign zext_ln169_373_fu_23315_p1 = add_ln169_631_fu_23309_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13076:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_633_fu_23325_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13076 | assign zext_ln169_374_fu_23331_p1 = add_ln169_633_fu_23325_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13078:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_634_fu_23335_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13078 | assign zext_ln169_375_fu_23341_p1 = add_ln169_634_fu_23335_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13080:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_635_fu_23345_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13080 | assign zext_ln169_376_fu_23351_p1 = add_ln169_635_fu_23345_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13082:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_637_fu_24537_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13082 | assign zext_ln169_377_fu_24543_p1 = add_ln169_637_fu_24537_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13084:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_640_fu_24559_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13084 | assign zext_ln169_378_fu_24565_p1 = add_ln169_640_fu_24559_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_643_fu_24581_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13086 | assign zext_ln169_379_fu_24587_p1 = add_ln169_643_fu_24581_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13088:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_66_fu_5639_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13088 | assign zext_ln169_37_fu_5645_p1 = add_ln169_66_fu_5639_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13090:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_645_fu_24597_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13090 | assign zext_ln169_380_fu_24603_p1 = add_ln169_645_fu_24597_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13092:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_646_fu_24607_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13092 | assign zext_ln169_381_fu_24613_p1 = add_ln169_646_fu_24607_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_649_fu_24629_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13094 | assign zext_ln169_382_fu_24635_p1 = add_ln169_649_fu_24629_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_651_fu_24645_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13096 | assign zext_ln169_383_fu_24651_p1 = add_ln169_651_fu_24645_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_652_fu_24655_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13098 | assign zext_ln169_384_fu_24661_p1 = add_ln169_652_fu_24655_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_654_fu_24671_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13100 | assign zext_ln169_385_fu_24677_p1 = add_ln169_654_fu_24671_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_655_fu_24681_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13102 | assign zext_ln169_386_fu_24687_p1 = add_ln169_655_fu_24681_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_656_fu_24691_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13104 | assign zext_ln169_387_fu_24697_p1 = add_ln169_656_fu_24691_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_658_fu_24707_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13106 | assign zext_ln169_388_fu_24713_p1 = add_ln169_658_fu_24707_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13108:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_659_fu_24717_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13108 | assign zext_ln169_389_fu_24723_p1 = add_ln169_659_fu_24717_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13110:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_67_fu_5649_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13110 | assign zext_ln169_38_fu_5655_p1 = add_ln169_67_fu_5649_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_662_fu_24739_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13112 | assign zext_ln169_390_fu_24745_p1 = add_ln169_662_fu_24739_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13114:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_664_fu_24755_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13114 | assign zext_ln169_391_fu_24761_p1 = add_ln169_664_fu_24755_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13116:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_665_fu_24765_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13116 | assign zext_ln169_392_fu_24771_p1 = add_ln169_665_fu_24765_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_667_fu_24781_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13118 | assign zext_ln169_393_fu_24787_p1 = add_ln169_667_fu_24781_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_669_fu_24797_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13120 | assign zext_ln169_394_fu_24803_p1 = add_ln169_669_fu_24797_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_670_fu_24807_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13122 | assign zext_ln169_395_fu_24813_p1 = add_ln169_670_fu_24807_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13124:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_671_fu_24817_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13124 | assign zext_ln169_396_fu_24823_p1 = add_ln169_671_fu_24817_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_673_fu_24833_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13126 | assign zext_ln169_397_fu_24839_p1 = add_ln169_673_fu_24833_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_675_fu_24849_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13128 | assign zext_ln169_398_fu_24855_p1 = add_ln169_675_fu_24849_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13130:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_676_fu_24859_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13130 | assign zext_ln169_399_fu_24865_p1 = add_ln169_676_fu_24859_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13132:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_68_fu_5659_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13132 | assign zext_ln169_39_fu_5665_p1 = add_ln169_68_fu_5659_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13134:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_8_fu_3979_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13134 | assign zext_ln169_3_fu_3985_p1 = add_ln169_8_fu_3979_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_678_fu_24875_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13136 | assign zext_ln169_400_fu_24881_p1 = add_ln169_678_fu_24875_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13138:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_679_fu_24885_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13138 | assign zext_ln169_401_fu_24891_p1 = add_ln169_679_fu_24885_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13140:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_680_fu_24895_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13140 | assign zext_ln169_402_fu_24901_p1 = add_ln169_680_fu_24895_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13142:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_682_fu_24911_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13142 | assign zext_ln169_403_fu_24917_p1 = add_ln169_682_fu_24911_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13144:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_683_fu_24921_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13144 | assign zext_ln169_404_fu_24927_p1 = add_ln169_683_fu_24921_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13146:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_684_fu_24931_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13146 | assign zext_ln169_405_fu_24937_p1 = add_ln169_684_fu_24931_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13148:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_686_fu_26123_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13148 | assign zext_ln169_406_fu_26129_p1 = add_ln169_686_fu_26123_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13150:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_689_fu_26145_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13150 | assign zext_ln169_407_fu_26151_p1 = add_ln169_689_fu_26145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_692_fu_26167_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13152 | assign zext_ln169_408_fu_26173_p1 = add_ln169_692_fu_26167_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_694_fu_26183_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13154 | assign zext_ln169_409_fu_26189_p1 = add_ln169_694_fu_26183_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13156:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_70_fu_5675_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13156 | assign zext_ln169_40_fu_5681_p1 = add_ln169_70_fu_5675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13158:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_695_fu_26193_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13158 | assign zext_ln169_410_fu_26199_p1 = add_ln169_695_fu_26193_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_698_fu_26215_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13160 | assign zext_ln169_411_fu_26221_p1 = add_ln169_698_fu_26215_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_700_fu_26231_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13162 | assign zext_ln169_412_fu_26237_p1 = add_ln169_700_fu_26231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13164:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_701_fu_26241_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13164 | assign zext_ln169_413_fu_26247_p1 = add_ln169_701_fu_26241_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_703_fu_26257_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13166 | assign zext_ln169_414_fu_26263_p1 = add_ln169_703_fu_26257_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_704_fu_26267_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13168 | assign zext_ln169_415_fu_26273_p1 = add_ln169_704_fu_26267_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_705_fu_26277_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13170 | assign zext_ln169_416_fu_26283_p1 = add_ln169_705_fu_26277_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13172:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_707_fu_26293_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13172 | assign zext_ln169_417_fu_26299_p1 = add_ln169_707_fu_26293_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13174:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_708_fu_26303_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13174 | assign zext_ln169_418_fu_26309_p1 = add_ln169_708_fu_26303_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_711_fu_26325_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13176 | assign zext_ln169_419_fu_26331_p1 = add_ln169_711_fu_26325_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13178:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_71_fu_5685_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13178 | assign zext_ln169_41_fu_5691_p1 = add_ln169_71_fu_5685_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_713_fu_26341_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13180 | assign zext_ln169_420_fu_26347_p1 = add_ln169_713_fu_26341_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_714_fu_26351_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13182 | assign zext_ln169_421_fu_26357_p1 = add_ln169_714_fu_26351_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13184:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_716_fu_26367_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13184 | assign zext_ln169_422_fu_26373_p1 = add_ln169_716_fu_26367_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_718_fu_26383_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13186 | assign zext_ln169_423_fu_26389_p1 = add_ln169_718_fu_26383_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13188:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_719_fu_26393_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13188 | assign zext_ln169_424_fu_26399_p1 = add_ln169_719_fu_26393_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13190:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_720_fu_26403_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13190 | assign zext_ln169_425_fu_26409_p1 = add_ln169_720_fu_26403_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_722_fu_26419_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13192 | assign zext_ln169_426_fu_26425_p1 = add_ln169_722_fu_26419_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_724_fu_26435_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13194 | assign zext_ln169_427_fu_26441_p1 = add_ln169_724_fu_26435_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_725_fu_26445_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13196 | assign zext_ln169_428_fu_26451_p1 = add_ln169_725_fu_26445_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_727_fu_26461_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13198 | assign zext_ln169_429_fu_26467_p1 = add_ln169_727_fu_26461_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13200:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_74_fu_5707_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13200 | assign zext_ln169_42_fu_5713_p1 = add_ln169_74_fu_5707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_728_fu_26471_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13202 | assign zext_ln169_430_fu_26477_p1 = add_ln169_728_fu_26471_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13204:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_729_fu_26481_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13204 | assign zext_ln169_431_fu_26487_p1 = add_ln169_729_fu_26481_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13206:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_731_fu_26497_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13206 | assign zext_ln169_432_fu_26503_p1 = add_ln169_731_fu_26497_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13208:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_732_fu_26507_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13208 | assign zext_ln169_433_fu_26513_p1 = add_ln169_732_fu_26507_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13210:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_733_fu_26517_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13210 | assign zext_ln169_434_fu_26523_p1 = add_ln169_733_fu_26517_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13212:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_735_fu_27709_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13212 | assign zext_ln169_435_fu_27715_p1 = add_ln169_735_fu_27709_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13214:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_738_fu_27731_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13214 | assign zext_ln169_436_fu_27737_p1 = add_ln169_738_fu_27731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_741_fu_27753_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13216 | assign zext_ln169_437_fu_27759_p1 = add_ln169_741_fu_27753_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13218:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_743_fu_27769_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13218 | assign zext_ln169_438_fu_27775_p1 = add_ln169_743_fu_27769_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13220:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_744_fu_27779_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13220 | assign zext_ln169_439_fu_27785_p1 = add_ln169_744_fu_27779_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13222:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_76_fu_5723_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13222 | assign zext_ln169_43_fu_5729_p1 = add_ln169_76_fu_5723_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_747_fu_27801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13224 | assign zext_ln169_440_fu_27807_p1 = add_ln169_747_fu_27801_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_749_fu_27817_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13226 | assign zext_ln169_441_fu_27823_p1 = add_ln169_749_fu_27817_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13228:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_750_fu_27827_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13228 | assign zext_ln169_442_fu_27833_p1 = add_ln169_750_fu_27827_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_752_fu_27843_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13230 | assign zext_ln169_443_fu_27849_p1 = add_ln169_752_fu_27843_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_753_fu_27853_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13232 | assign zext_ln169_444_fu_27859_p1 = add_ln169_753_fu_27853_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_754_fu_27863_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13234 | assign zext_ln169_445_fu_27869_p1 = add_ln169_754_fu_27863_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_756_fu_27879_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13236 | assign zext_ln169_446_fu_27885_p1 = add_ln169_756_fu_27879_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13238:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_757_fu_27889_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13238 | assign zext_ln169_447_fu_27895_p1 = add_ln169_757_fu_27889_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_760_fu_27911_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13240 | assign zext_ln169_448_fu_27917_p1 = add_ln169_760_fu_27911_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_762_fu_27927_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13242 | assign zext_ln169_449_fu_27933_p1 = add_ln169_762_fu_27927_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13244:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_77_fu_5733_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13244 | assign zext_ln169_44_fu_5739_p1 = add_ln169_77_fu_5733_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13246:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_763_fu_27937_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13246 | assign zext_ln169_450_fu_27943_p1 = add_ln169_763_fu_27937_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_765_fu_27953_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13248 | assign zext_ln169_451_fu_27959_p1 = add_ln169_765_fu_27953_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13250:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_767_fu_27969_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13250 | assign zext_ln169_452_fu_27975_p1 = add_ln169_767_fu_27969_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13252:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_768_fu_27979_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13252 | assign zext_ln169_453_fu_27985_p1 = add_ln169_768_fu_27979_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13254:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_769_fu_27989_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13254 | assign zext_ln169_454_fu_27995_p1 = add_ln169_769_fu_27989_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_771_fu_28005_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13256 | assign zext_ln169_455_fu_28011_p1 = add_ln169_771_fu_28005_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_773_fu_28021_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13258 | assign zext_ln169_456_fu_28027_p1 = add_ln169_773_fu_28021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13260:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_774_fu_28031_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13260 | assign zext_ln169_457_fu_28037_p1 = add_ln169_774_fu_28031_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_776_fu_28047_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13262 | assign zext_ln169_458_fu_28053_p1 = add_ln169_776_fu_28047_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_777_fu_28057_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13264 | assign zext_ln169_459_fu_28063_p1 = add_ln169_777_fu_28057_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13266:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_79_fu_5749_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13266 | assign zext_ln169_45_fu_5755_p1 = add_ln169_79_fu_5749_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13268:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_778_fu_28067_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13268 | assign zext_ln169_460_fu_28073_p1 = add_ln169_778_fu_28067_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13270:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_780_fu_28083_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13270 | assign zext_ln169_461_fu_28089_p1 = add_ln169_780_fu_28083_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13272:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_781_fu_28093_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13272 | assign zext_ln169_462_fu_28099_p1 = add_ln169_781_fu_28093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13274:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_782_fu_28103_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13274 | assign zext_ln169_463_fu_28109_p1 = add_ln169_782_fu_28103_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13276:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_81_fu_5765_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13276 | assign zext_ln169_46_fu_5771_p1 = add_ln169_81_fu_5765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13278:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_82_fu_5775_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13278 | assign zext_ln169_47_fu_5781_p1 = add_ln169_82_fu_5775_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13280:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_83_fu_5785_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13280 | assign zext_ln169_48_fu_5791_p1 = add_ln169_83_fu_5785_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13282:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_85_fu_5801_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13282 | assign zext_ln169_49_fu_5807_p1 = add_ln169_85_fu_5801_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13284:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_9_fu_3989_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13284 | assign zext_ln169_4_fu_3995_p1 = add_ln169_9_fu_3989_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_87_fu_5817_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13286 | assign zext_ln169_50_fu_5823_p1 = add_ln169_87_fu_5817_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13288:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_88_fu_5827_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13288 | assign zext_ln169_51_fu_5833_p1 = add_ln169_88_fu_5827_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13290:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_90_fu_5843_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13290 | assign zext_ln169_52_fu_5849_p1 = add_ln169_90_fu_5843_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13292:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_91_fu_5853_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13292 | assign zext_ln169_53_fu_5859_p1 = add_ln169_91_fu_5853_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_92_fu_5863_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13294 | assign zext_ln169_54_fu_5869_p1 = add_ln169_92_fu_5863_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13296:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_94_fu_5879_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13296 | assign zext_ln169_55_fu_5885_p1 = add_ln169_94_fu_5879_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13298:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_95_fu_5889_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13298 | assign zext_ln169_56_fu_5895_p1 = add_ln169_95_fu_5889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13300:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_96_fu_5899_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13300 | assign zext_ln169_57_fu_5905_p1 = add_ln169_96_fu_5899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13302:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_98_fu_7091_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13302 | assign zext_ln169_58_fu_7097_p1 = add_ln169_98_fu_7091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13304:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_101_fu_7113_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13304 | assign zext_ln169_59_fu_7119_p1 = add_ln169_101_fu_7113_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13306:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_12_fu_4011_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13306 | assign zext_ln169_5_fu_4017_p1 = add_ln169_12_fu_4011_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13308:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_104_fu_7135_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13308 | assign zext_ln169_60_fu_7141_p1 = add_ln169_104_fu_7135_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_106_fu_7151_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13310 | assign zext_ln169_61_fu_7157_p1 = add_ln169_106_fu_7151_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13312:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_107_fu_7161_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13312 | assign zext_ln169_62_fu_7167_p1 = add_ln169_107_fu_7161_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_110_fu_7183_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13314 | assign zext_ln169_63_fu_7189_p1 = add_ln169_110_fu_7183_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_112_fu_7199_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13316 | assign zext_ln169_64_fu_7205_p1 = add_ln169_112_fu_7199_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13318:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_113_fu_7209_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13318 | assign zext_ln169_65_fu_7215_p1 = add_ln169_113_fu_7209_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_115_fu_7225_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13320 | assign zext_ln169_66_fu_7231_p1 = add_ln169_115_fu_7225_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_116_fu_7235_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13322 | assign zext_ln169_67_fu_7241_p1 = add_ln169_116_fu_7235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13324:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_117_fu_7245_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13324 | assign zext_ln169_68_fu_7251_p1 = add_ln169_117_fu_7245_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13326:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_119_fu_7261_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13326 | assign zext_ln169_69_fu_7267_p1 = add_ln169_119_fu_7261_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13328:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_14_fu_4027_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13328 | assign zext_ln169_6_fu_4033_p1 = add_ln169_14_fu_4027_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13330:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_120_fu_7271_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13330 | assign zext_ln169_70_fu_7277_p1 = add_ln169_120_fu_7271_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13332:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_123_fu_7293_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13332 | assign zext_ln169_71_fu_7299_p1 = add_ln169_123_fu_7293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13334:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_125_fu_7309_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13334 | assign zext_ln169_72_fu_7315_p1 = add_ln169_125_fu_7309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13336:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_126_fu_7319_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13336 | assign zext_ln169_73_fu_7325_p1 = add_ln169_126_fu_7319_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_128_fu_7335_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13338 | assign zext_ln169_74_fu_7341_p1 = add_ln169_128_fu_7335_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13340:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_130_fu_7351_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13340 | assign zext_ln169_75_fu_7357_p1 = add_ln169_130_fu_7351_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13342:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_131_fu_7361_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13342 | assign zext_ln169_76_fu_7367_p1 = add_ln169_131_fu_7361_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13344:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_132_fu_7371_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13344 | assign zext_ln169_77_fu_7377_p1 = add_ln169_132_fu_7371_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_134_fu_7387_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13346 | assign zext_ln169_78_fu_7393_p1 = add_ln169_134_fu_7387_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13348:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_136_fu_7403_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13348 | assign zext_ln169_79_fu_7409_p1 = add_ln169_136_fu_7403_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13350:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_15_fu_4037_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13350 | assign zext_ln169_7_fu_4043_p1 = add_ln169_15_fu_4037_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13352:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_137_fu_7413_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13352 | assign zext_ln169_80_fu_7419_p1 = add_ln169_137_fu_7413_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_139_fu_7429_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13354 | assign zext_ln169_81_fu_7435_p1 = add_ln169_139_fu_7429_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13356:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_140_fu_7439_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13356 | assign zext_ln169_82_fu_7445_p1 = add_ln169_140_fu_7439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_141_fu_7449_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13358 | assign zext_ln169_83_fu_7455_p1 = add_ln169_141_fu_7449_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13360:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_143_fu_7465_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13360 | assign zext_ln169_84_fu_7471_p1 = add_ln169_143_fu_7465_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13362:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_144_fu_7475_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13362 | assign zext_ln169_85_fu_7481_p1 = add_ln169_144_fu_7475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13364:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_145_fu_7485_p2' generates 5 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13364 | assign zext_ln169_86_fu_7491_p1 = add_ln169_145_fu_7485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13366:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_147_fu_8677_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13366 | assign zext_ln169_87_fu_8683_p1 = add_ln169_147_fu_8677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13368:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_150_fu_8699_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13368 | assign zext_ln169_88_fu_8705_p1 = add_ln169_150_fu_8699_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13370:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_153_fu_8721_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13370 | assign zext_ln169_89_fu_8727_p1 = add_ln169_153_fu_8721_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13372:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_17_fu_4053_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13372 | assign zext_ln169_8_fu_4059_p1 = add_ln169_17_fu_4053_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13374:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_155_fu_8737_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13374 | assign zext_ln169_90_fu_8743_p1 = add_ln169_155_fu_8737_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13376:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_156_fu_8747_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13376 | assign zext_ln169_91_fu_8753_p1 = add_ln169_156_fu_8747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13378:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_159_fu_8769_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13378 | assign zext_ln169_92_fu_8775_p1 = add_ln169_159_fu_8769_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13380:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_161_fu_8785_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13380 | assign zext_ln169_93_fu_8791_p1 = add_ln169_161_fu_8785_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_162_fu_8795_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13382 | assign zext_ln169_94_fu_8801_p1 = add_ln169_162_fu_8795_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_164_fu_8811_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13384 | assign zext_ln169_95_fu_8817_p1 = add_ln169_164_fu_8811_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13386:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_165_fu_8821_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13386 | assign zext_ln169_96_fu_8827_p1 = add_ln169_165_fu_8821_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_166_fu_8831_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13388 | assign zext_ln169_97_fu_8837_p1 = add_ln169_166_fu_8831_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13390:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_168_fu_8847_p2' generates 3 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13390 | assign zext_ln169_98_fu_8853_p1 = add_ln169_168_fu_8847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13392:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_169_fu_8857_p2' generates 4 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13392 | assign zext_ln169_99_fu_8863_p1 = add_ln169_169_fu_8857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13394:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_18_fu_4063_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13394 | assign zext_ln169_9_fu_4069_p1 = add_ln169_18_fu_4063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13396:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln169_fu_3919_p2' generates 2 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13396 | assign zext_ln169_fu_3925_p1 = add_ln169_fu_3919_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_100_fu_6345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13398 | assign zext_ln90_100_fu_6351_p1 = r_100_fu_6345_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_101_fu_6361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13400 | assign zext_ln90_101_fu_6367_p1 = r_101_fu_6361_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_102_fu_6377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln90_102_fu_6383_p1 = r_102_fu_6377_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_103_fu_6393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln90_103_fu_6399_p1 = r_103_fu_6393_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_104_fu_6409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln90_104_fu_6415_p1 = r_104_fu_6409_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13408:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_105_fu_6425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln90_105_fu_6431_p1 = r_105_fu_6425_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13410:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_106_fu_6441_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln90_106_fu_6447_p1 = r_106_fu_6441_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_107_fu_6457_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln90_107_fu_6463_p1 = r_107_fu_6457_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_108_fu_6473_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln90_108_fu_6479_p1 = r_108_fu_6473_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13416:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_109_fu_6489_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln90_109_fu_6495_p1 = r_109_fu_6489_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13418:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_2997_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln90_10_fu_3003_p1 = r_10_fu_2997_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_110_fu_6505_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln90_110_fu_6511_p1 = r_110_fu_6505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_111_fu_6521_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln90_111_fu_6527_p1 = r_111_fu_6521_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_112_fu_6537_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln90_112_fu_6543_p1 = r_112_fu_6537_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_113_fu_6553_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln90_113_fu_6559_p1 = r_113_fu_6553_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_114_fu_6569_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln90_114_fu_6575_p1 = r_114_fu_6569_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_115_fu_6585_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln90_115_fu_6591_p1 = r_115_fu_6585_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13432:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_116_fu_6601_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln90_116_fu_6607_p1 = r_116_fu_6601_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_117_fu_6617_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln90_117_fu_6623_p1 = r_117_fu_6617_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_118_fu_6633_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln90_118_fu_6639_p1 = r_118_fu_6633_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13438:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_119_fu_6649_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln90_119_fu_6655_p1 = r_119_fu_6649_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13440:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_3021_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln90_11_fu_3027_p1 = r_11_fu_3021_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_120_fu_6665_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln90_120_fu_6671_p1 = r_120_fu_6665_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_121_fu_6681_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln90_121_fu_6687_p1 = r_121_fu_6681_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_122_fu_6697_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln90_122_fu_6703_p1 = r_122_fu_6697_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_123_fu_6713_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln90_123_fu_6719_p1 = r_123_fu_6713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_124_fu_6729_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln90_124_fu_6735_p1 = r_124_fu_6729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_125_fu_6745_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln90_125_fu_6751_p1 = r_125_fu_6745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13454:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_126_fu_6761_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln90_126_fu_6767_p1 = r_126_fu_6761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_127_fu_6777_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln90_127_fu_6783_p1 = r_127_fu_6777_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_128_fu_6793_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln90_128_fu_6799_p1 = r_128_fu_6793_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13460:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_129_fu_6809_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln90_129_fu_6815_p1 = r_129_fu_6809_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13462:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_3045_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln90_12_fu_3051_p1 = r_12_fu_3045_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_130_fu_6825_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln90_130_fu_6831_p1 = r_130_fu_6825_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_131_fu_6841_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln90_131_fu_6847_p1 = r_131_fu_6841_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_132_fu_6857_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln90_132_fu_6863_p1 = r_132_fu_6857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_133_fu_6873_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln90_133_fu_6879_p1 = r_133_fu_6873_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_134_fu_6889_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln90_134_fu_6895_p1 = r_134_fu_6889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_135_fu_6905_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln90_135_fu_6911_p1 = r_135_fu_6905_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_136_fu_6921_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln90_136_fu_6927_p1 = r_136_fu_6921_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_137_fu_6937_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln90_137_fu_6943_p1 = r_137_fu_6937_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_138_fu_6953_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln90_138_fu_6959_p1 = r_138_fu_6953_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13482:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_139_fu_6969_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln90_139_fu_6975_p1 = r_139_fu_6969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13484:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_3069_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln90_13_fu_3075_p1 = r_13_fu_3069_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_140_fu_6985_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln90_140_fu_6991_p1 = r_140_fu_6985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_141_fu_7001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln90_141_fu_7007_p1 = r_141_fu_7001_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_142_fu_7017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln90_142_fu_7023_p1 = r_142_fu_7017_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_143_fu_7033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln90_143_fu_7039_p1 = r_143_fu_7033_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_144_fu_7049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln90_144_fu_7055_p1 = r_144_fu_7049_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13496:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_145_fu_7065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln90_145_fu_7071_p1 = r_145_fu_7065_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13498:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_146_fu_7081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln90_146_fu_7087_p1 = r_146_fu_7081_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_147_fu_7899_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln90_147_fu_7905_p1 = r_147_fu_7899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_148_fu_7915_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln90_148_fu_7921_p1 = r_148_fu_7915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13504:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_149_fu_7931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln90_149_fu_7937_p1 = r_149_fu_7931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13506:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_3093_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln90_14_fu_3099_p1 = r_14_fu_3093_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_150_fu_7947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln90_150_fu_7953_p1 = r_150_fu_7947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_151_fu_7963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln90_151_fu_7969_p1 = r_151_fu_7963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_152_fu_7979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln90_152_fu_7985_p1 = r_152_fu_7979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_153_fu_7995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln90_153_fu_8001_p1 = r_153_fu_7995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_154_fu_8011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln90_154_fu_8017_p1 = r_154_fu_8011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_155_fu_8027_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln90_155_fu_8033_p1 = r_155_fu_8027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_156_fu_8043_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln90_156_fu_8049_p1 = r_156_fu_8043_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_157_fu_8059_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln90_157_fu_8065_p1 = r_157_fu_8059_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_158_fu_8075_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln90_158_fu_8081_p1 = r_158_fu_8075_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13526:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_159_fu_8091_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln90_159_fu_8097_p1 = r_159_fu_8091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13528:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_3117_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln90_15_fu_3123_p1 = r_15_fu_3117_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_160_fu_8107_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln90_160_fu_8113_p1 = r_160_fu_8107_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_161_fu_8123_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln90_161_fu_8129_p1 = r_161_fu_8123_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_162_fu_8139_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln90_162_fu_8145_p1 = r_162_fu_8139_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_163_fu_8155_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln90_163_fu_8161_p1 = r_163_fu_8155_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_164_fu_8171_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln90_164_fu_8177_p1 = r_164_fu_8171_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13540:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_165_fu_8187_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln90_165_fu_8193_p1 = r_165_fu_8187_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13542:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_166_fu_8203_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln90_166_fu_8209_p1 = r_166_fu_8203_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_167_fu_8219_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln90_167_fu_8225_p1 = r_167_fu_8219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_168_fu_8235_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln90_168_fu_8241_p1 = r_168_fu_8235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13548:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_169_fu_8251_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln90_169_fu_8257_p1 = r_169_fu_8251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13550:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_3141_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln90_16_fu_3147_p1 = r_16_fu_3141_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13552:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_170_fu_8267_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln90_170_fu_8273_p1 = r_170_fu_8267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13554:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_171_fu_8283_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln90_171_fu_8289_p1 = r_171_fu_8283_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13556:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_172_fu_8299_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln90_172_fu_8305_p1 = r_172_fu_8299_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13558:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_173_fu_8315_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln90_173_fu_8321_p1 = r_173_fu_8315_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_174_fu_8331_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln90_174_fu_8337_p1 = r_174_fu_8331_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13562:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_175_fu_8347_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln90_175_fu_8353_p1 = r_175_fu_8347_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13564:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_176_fu_8363_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln90_176_fu_8369_p1 = r_176_fu_8363_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_177_fu_8379_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln90_177_fu_8385_p1 = r_177_fu_8379_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_178_fu_8395_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln90_178_fu_8401_p1 = r_178_fu_8395_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13570:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_179_fu_8411_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln90_179_fu_8417_p1 = r_179_fu_8411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_3165_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln90_17_fu_3171_p1 = r_17_fu_3165_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13574:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_180_fu_8427_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln90_180_fu_8433_p1 = r_180_fu_8427_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13576:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_181_fu_8443_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln90_181_fu_8449_p1 = r_181_fu_8443_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13578:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_182_fu_8459_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln90_182_fu_8465_p1 = r_182_fu_8459_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13580:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_183_fu_8475_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln90_183_fu_8481_p1 = r_183_fu_8475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_184_fu_8491_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln90_184_fu_8497_p1 = r_184_fu_8491_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13584:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_185_fu_8507_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln90_185_fu_8513_p1 = r_185_fu_8507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13586:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_186_fu_8523_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln90_186_fu_8529_p1 = r_186_fu_8523_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13588:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_187_fu_8539_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln90_187_fu_8545_p1 = r_187_fu_8539_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13590:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_188_fu_8555_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln90_188_fu_8561_p1 = r_188_fu_8555_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13592:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_189_fu_8571_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln90_189_fu_8577_p1 = r_189_fu_8571_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_3189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln90_18_fu_3195_p1 = r_18_fu_3189_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13596:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_190_fu_8587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln90_190_fu_8593_p1 = r_190_fu_8587_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13598:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_191_fu_8603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln90_191_fu_8609_p1 = r_191_fu_8603_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13600:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_192_fu_8619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln90_192_fu_8625_p1 = r_192_fu_8619_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13602:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_193_fu_8635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln90_193_fu_8641_p1 = r_193_fu_8635_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13604:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_194_fu_8651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln90_194_fu_8657_p1 = r_194_fu_8651_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13606:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_195_fu_8667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln90_195_fu_8673_p1 = r_195_fu_8667_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13608:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_196_fu_9485_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln90_196_fu_9491_p1 = r_196_fu_9485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13610:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_197_fu_9501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln90_197_fu_9507_p1 = r_197_fu_9501_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13612:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_198_fu_9517_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln90_198_fu_9523_p1 = r_198_fu_9517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13614:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_199_fu_9533_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln90_199_fu_9539_p1 = r_199_fu_9533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_3213_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln90_19_fu_3219_p1 = r_19_fu_3213_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13618:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_2781_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln90_1_fu_2787_p1 = r_1_fu_2781_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13620:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_200_fu_9549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln90_200_fu_9555_p1 = r_200_fu_9549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13622:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_201_fu_9565_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln90_201_fu_9571_p1 = r_201_fu_9565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13624:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_202_fu_9581_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln90_202_fu_9587_p1 = r_202_fu_9581_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13626:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_203_fu_9597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln90_203_fu_9603_p1 = r_203_fu_9597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13628:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_204_fu_9613_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln90_204_fu_9619_p1 = r_204_fu_9613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13630:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_205_fu_9629_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln90_205_fu_9635_p1 = r_205_fu_9629_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13632:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_206_fu_9645_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln90_206_fu_9651_p1 = r_206_fu_9645_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13634:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_207_fu_9661_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln90_207_fu_9667_p1 = r_207_fu_9661_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13636:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_208_fu_9677_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln90_208_fu_9683_p1 = r_208_fu_9677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13638:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_209_fu_9693_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln90_209_fu_9699_p1 = r_209_fu_9693_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13640:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_3237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln90_20_fu_3243_p1 = r_20_fu_3237_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13642:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_210_fu_9709_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln90_210_fu_9715_p1 = r_210_fu_9709_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13644:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_211_fu_9725_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln90_211_fu_9731_p1 = r_211_fu_9725_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13646:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_212_fu_9741_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln90_212_fu_9747_p1 = r_212_fu_9741_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13648:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_213_fu_9757_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln90_213_fu_9763_p1 = r_213_fu_9757_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13650:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_214_fu_9773_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln90_214_fu_9779_p1 = r_214_fu_9773_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_215_fu_9789_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln90_215_fu_9795_p1 = r_215_fu_9789_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13654:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_216_fu_9805_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln90_216_fu_9811_p1 = r_216_fu_9805_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13656:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_217_fu_9821_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln90_217_fu_9827_p1 = r_217_fu_9821_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13658:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_218_fu_9837_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln90_218_fu_9843_p1 = r_218_fu_9837_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13660:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_219_fu_9853_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln90_219_fu_9859_p1 = r_219_fu_9853_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13662:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_3261_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln90_21_fu_3267_p1 = r_21_fu_3261_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13664:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_220_fu_9869_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln90_220_fu_9875_p1 = r_220_fu_9869_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_221_fu_9885_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln90_221_fu_9891_p1 = r_221_fu_9885_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13668:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_222_fu_9901_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln90_222_fu_9907_p1 = r_222_fu_9901_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13670:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_223_fu_9917_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln90_223_fu_9923_p1 = r_223_fu_9917_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13672:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_224_fu_9933_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln90_224_fu_9939_p1 = r_224_fu_9933_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13674:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_225_fu_9949_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln90_225_fu_9955_p1 = r_225_fu_9949_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13676:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_226_fu_9965_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln90_226_fu_9971_p1 = r_226_fu_9965_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13678:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_227_fu_9981_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln90_227_fu_9987_p1 = r_227_fu_9981_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_228_fu_9997_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln90_228_fu_10003_p1 = r_228_fu_9997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13682:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_229_fu_10013_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln90_229_fu_10019_p1 = r_229_fu_10013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13684:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_3285_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln90_22_fu_3291_p1 = r_22_fu_3285_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_230_fu_10029_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln90_230_fu_10035_p1 = r_230_fu_10029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_231_fu_10045_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln90_231_fu_10051_p1 = r_231_fu_10045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_232_fu_10061_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln90_232_fu_10067_p1 = r_232_fu_10061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_233_fu_10077_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln90_233_fu_10083_p1 = r_233_fu_10077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_234_fu_10093_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln90_234_fu_10099_p1 = r_234_fu_10093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_235_fu_10109_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln90_235_fu_10115_p1 = r_235_fu_10109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_236_fu_10125_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln90_236_fu_10131_p1 = r_236_fu_10125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_237_fu_10141_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln90_237_fu_10147_p1 = r_237_fu_10141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_238_fu_10157_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln90_238_fu_10163_p1 = r_238_fu_10157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13704:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_239_fu_10173_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln90_239_fu_10179_p1 = r_239_fu_10173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13706:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_3309_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln90_23_fu_3315_p1 = r_23_fu_3309_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_240_fu_10189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln90_240_fu_10195_p1 = r_240_fu_10189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_241_fu_10205_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln90_241_fu_10211_p1 = r_241_fu_10205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_242_fu_10221_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln90_242_fu_10227_p1 = r_242_fu_10221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_243_fu_10237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln90_243_fu_10243_p1 = r_243_fu_10237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_244_fu_10253_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln90_244_fu_10259_p1 = r_244_fu_10253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_245_fu_11071_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln90_245_fu_11077_p1 = r_245_fu_11071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_246_fu_11087_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln90_246_fu_11093_p1 = r_246_fu_11087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_247_fu_11103_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln90_247_fu_11109_p1 = r_247_fu_11103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_248_fu_11119_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln90_248_fu_11125_p1 = r_248_fu_11119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13726:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_249_fu_11135_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln90_249_fu_11141_p1 = r_249_fu_11135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13728:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_3333_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln90_24_fu_3339_p1 = r_24_fu_3333_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_250_fu_11151_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln90_250_fu_11157_p1 = r_250_fu_11151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_251_fu_11167_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln90_251_fu_11173_p1 = r_251_fu_11167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_252_fu_11183_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln90_252_fu_11189_p1 = r_252_fu_11183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_253_fu_11199_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln90_253_fu_11205_p1 = r_253_fu_11199_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_254_fu_11215_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln90_254_fu_11221_p1 = r_254_fu_11215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_255_fu_11231_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln90_255_fu_11237_p1 = r_255_fu_11231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_256_fu_11247_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln90_256_fu_11253_p1 = r_256_fu_11247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_257_fu_11263_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln90_257_fu_11269_p1 = r_257_fu_11263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_258_fu_11279_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln90_258_fu_11285_p1 = r_258_fu_11279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13748:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_259_fu_11295_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln90_259_fu_11301_p1 = r_259_fu_11295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_3357_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln90_25_fu_3363_p1 = r_25_fu_3357_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_260_fu_11311_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln90_260_fu_11317_p1 = r_260_fu_11311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_261_fu_11327_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln90_261_fu_11333_p1 = r_261_fu_11327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_262_fu_11343_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln90_262_fu_11349_p1 = r_262_fu_11343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_263_fu_11359_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln90_263_fu_11365_p1 = r_263_fu_11359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_264_fu_11375_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln90_264_fu_11381_p1 = r_264_fu_11375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_265_fu_11391_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln90_265_fu_11397_p1 = r_265_fu_11391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_266_fu_11407_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln90_266_fu_11413_p1 = r_266_fu_11407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_267_fu_11423_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln90_267_fu_11429_p1 = r_267_fu_11423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_268_fu_11439_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln90_268_fu_11445_p1 = r_268_fu_11439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13770:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_269_fu_11455_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln90_269_fu_11461_p1 = r_269_fu_11455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13772:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_3381_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln90_26_fu_3387_p1 = r_26_fu_3381_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_270_fu_11471_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln90_270_fu_11477_p1 = r_270_fu_11471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_271_fu_11487_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln90_271_fu_11493_p1 = r_271_fu_11487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_272_fu_11503_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln90_272_fu_11509_p1 = r_272_fu_11503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_273_fu_11519_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln90_273_fu_11525_p1 = r_273_fu_11519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_274_fu_11535_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln90_274_fu_11541_p1 = r_274_fu_11535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_275_fu_11551_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln90_275_fu_11557_p1 = r_275_fu_11551_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_276_fu_11567_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln90_276_fu_11573_p1 = r_276_fu_11567_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_277_fu_11583_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln90_277_fu_11589_p1 = r_277_fu_11583_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_278_fu_11599_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln90_278_fu_11605_p1 = r_278_fu_11599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_279_fu_11615_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln90_279_fu_11621_p1 = r_279_fu_11615_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_3405_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln90_27_fu_3411_p1 = r_27_fu_3405_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_280_fu_11631_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln90_280_fu_11637_p1 = r_280_fu_11631_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_281_fu_11647_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln90_281_fu_11653_p1 = r_281_fu_11647_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_282_fu_11663_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln90_282_fu_11669_p1 = r_282_fu_11663_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_283_fu_11679_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln90_283_fu_11685_p1 = r_283_fu_11679_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_284_fu_11695_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln90_284_fu_11701_p1 = r_284_fu_11695_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_285_fu_11711_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln90_285_fu_11717_p1 = r_285_fu_11711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_286_fu_11727_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln90_286_fu_11733_p1 = r_286_fu_11727_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_287_fu_11743_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln90_287_fu_11749_p1 = r_287_fu_11743_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_288_fu_11759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln90_288_fu_11765_p1 = r_288_fu_11759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_289_fu_11775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln90_289_fu_11781_p1 = r_289_fu_11775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_3429_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln90_28_fu_3435_p1 = r_28_fu_3429_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_290_fu_11791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln90_290_fu_11797_p1 = r_290_fu_11791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_291_fu_11807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln90_291_fu_11813_p1 = r_291_fu_11807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_292_fu_11823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln90_292_fu_11829_p1 = r_292_fu_11823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_293_fu_11839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln90_293_fu_11845_p1 = r_293_fu_11839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_294_fu_12657_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln90_294_fu_12663_p1 = r_294_fu_12657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_295_fu_12673_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln90_295_fu_12679_p1 = r_295_fu_12673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_296_fu_12689_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln90_296_fu_12695_p1 = r_296_fu_12689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_297_fu_12705_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln90_297_fu_12711_p1 = r_297_fu_12705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_298_fu_12721_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln90_298_fu_12727_p1 = r_298_fu_12721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_299_fu_12737_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln90_299_fu_12743_p1 = r_299_fu_12737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_3453_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln90_29_fu_3459_p1 = r_29_fu_3453_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13840:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_2805_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln90_2_fu_2811_p1 = r_2_fu_2805_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_300_fu_12753_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln90_300_fu_12759_p1 = r_300_fu_12753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_301_fu_12769_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln90_301_fu_12775_p1 = r_301_fu_12769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_302_fu_12785_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln90_302_fu_12791_p1 = r_302_fu_12785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_303_fu_12801_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln90_303_fu_12807_p1 = r_303_fu_12801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_304_fu_12817_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln90_304_fu_12823_p1 = r_304_fu_12817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_305_fu_12833_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln90_305_fu_12839_p1 = r_305_fu_12833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_306_fu_12849_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln90_306_fu_12855_p1 = r_306_fu_12849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_307_fu_12865_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln90_307_fu_12871_p1 = r_307_fu_12865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_308_fu_12881_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln90_308_fu_12887_p1 = r_308_fu_12881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13860:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_309_fu_12897_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln90_309_fu_12903_p1 = r_309_fu_12897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13862:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_3477_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln90_30_fu_3483_p1 = r_30_fu_3477_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_310_fu_12913_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln90_310_fu_12919_p1 = r_310_fu_12913_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_311_fu_12929_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln90_311_fu_12935_p1 = r_311_fu_12929_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_312_fu_12945_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln90_312_fu_12951_p1 = r_312_fu_12945_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_313_fu_12961_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln90_313_fu_12967_p1 = r_313_fu_12961_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_314_fu_12977_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln90_314_fu_12983_p1 = r_314_fu_12977_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_315_fu_12993_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln90_315_fu_12999_p1 = r_315_fu_12993_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_316_fu_13009_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln90_316_fu_13015_p1 = r_316_fu_13009_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_317_fu_13025_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln90_317_fu_13031_p1 = r_317_fu_13025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_318_fu_13041_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln90_318_fu_13047_p1 = r_318_fu_13041_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13882:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_319_fu_13057_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln90_319_fu_13063_p1 = r_319_fu_13057_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13884:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_3501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln90_31_fu_3507_p1 = r_31_fu_3501_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_320_fu_13073_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln90_320_fu_13079_p1 = r_320_fu_13073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_321_fu_13089_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln90_321_fu_13095_p1 = r_321_fu_13089_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_322_fu_13105_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln90_322_fu_13111_p1 = r_322_fu_13105_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_323_fu_13121_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln90_323_fu_13127_p1 = r_323_fu_13121_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_324_fu_13137_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln90_324_fu_13143_p1 = r_324_fu_13137_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_325_fu_13153_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln90_325_fu_13159_p1 = r_325_fu_13153_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_326_fu_13169_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln90_326_fu_13175_p1 = r_326_fu_13169_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_327_fu_13185_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln90_327_fu_13191_p1 = r_327_fu_13185_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_328_fu_13201_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln90_328_fu_13207_p1 = r_328_fu_13201_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13904:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_329_fu_13217_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln90_329_fu_13223_p1 = r_329_fu_13217_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13906:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_3525_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln90_32_fu_3531_p1 = r_32_fu_3525_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_330_fu_13233_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln90_330_fu_13239_p1 = r_330_fu_13233_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_331_fu_13249_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln90_331_fu_13255_p1 = r_331_fu_13249_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_332_fu_13265_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln90_332_fu_13271_p1 = r_332_fu_13265_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_333_fu_13281_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln90_333_fu_13287_p1 = r_333_fu_13281_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_334_fu_13297_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln90_334_fu_13303_p1 = r_334_fu_13297_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_335_fu_13313_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln90_335_fu_13319_p1 = r_335_fu_13313_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13920:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_336_fu_13329_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln90_336_fu_13335_p1 = r_336_fu_13329_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13922:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_337_fu_13345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln90_337_fu_13351_p1 = r_337_fu_13345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13924:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_338_fu_13361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln90_338_fu_13367_p1 = r_338_fu_13361_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13926:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_339_fu_13377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln90_339_fu_13383_p1 = r_339_fu_13377_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13928:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_3549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln90_33_fu_3555_p1 = r_33_fu_3549_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_340_fu_13393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln90_340_fu_13399_p1 = r_340_fu_13393_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_341_fu_13409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln90_341_fu_13415_p1 = r_341_fu_13409_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_342_fu_13425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln90_342_fu_13431_p1 = r_342_fu_13425_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_343_fu_14243_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln90_343_fu_14249_p1 = r_343_fu_14243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_344_fu_14259_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln90_344_fu_14265_p1 = r_344_fu_14259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_345_fu_14275_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln90_345_fu_14281_p1 = r_345_fu_14275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_346_fu_14291_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln90_346_fu_14297_p1 = r_346_fu_14291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_347_fu_14307_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln90_347_fu_14313_p1 = r_347_fu_14307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_348_fu_14323_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln90_348_fu_14329_p1 = r_348_fu_14323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13948:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_349_fu_14339_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln90_349_fu_14345_p1 = r_349_fu_14339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13950:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_3573_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln90_34_fu_3579_p1 = r_34_fu_3573_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_350_fu_14355_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln90_350_fu_14361_p1 = r_350_fu_14355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_351_fu_14371_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln90_351_fu_14377_p1 = r_351_fu_14371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_352_fu_14387_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln90_352_fu_14393_p1 = r_352_fu_14387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_353_fu_14403_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln90_353_fu_14409_p1 = r_353_fu_14403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_354_fu_14419_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln90_354_fu_14425_p1 = r_354_fu_14419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_355_fu_14435_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln90_355_fu_14441_p1 = r_355_fu_14435_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_356_fu_14451_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln90_356_fu_14457_p1 = r_356_fu_14451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_357_fu_14467_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln90_357_fu_14473_p1 = r_357_fu_14467_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_358_fu_14483_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln90_358_fu_14489_p1 = r_358_fu_14483_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13970:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_359_fu_14499_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln90_359_fu_14505_p1 = r_359_fu_14499_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13972:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_3597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln90_35_fu_3603_p1 = r_35_fu_3597_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_360_fu_14515_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln90_360_fu_14521_p1 = r_360_fu_14515_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_361_fu_14531_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln90_361_fu_14537_p1 = r_361_fu_14531_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_362_fu_14547_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln90_362_fu_14553_p1 = r_362_fu_14547_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_363_fu_14563_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln90_363_fu_14569_p1 = r_363_fu_14563_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_364_fu_14579_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln90_364_fu_14585_p1 = r_364_fu_14579_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_365_fu_14595_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln90_365_fu_14601_p1 = r_365_fu_14595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_366_fu_14611_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln90_366_fu_14617_p1 = r_366_fu_14611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_367_fu_14627_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln90_367_fu_14633_p1 = r_367_fu_14627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_368_fu_14643_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln90_368_fu_14649_p1 = r_368_fu_14643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13992:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_369_fu_14659_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln90_369_fu_14665_p1 = r_369_fu_14659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13994:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_3621_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln90_36_fu_3627_p1 = r_36_fu_3621_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_370_fu_14675_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln90_370_fu_14681_p1 = r_370_fu_14675_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:13998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_371_fu_14691_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln90_371_fu_14697_p1 = r_371_fu_14691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_372_fu_14707_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln90_372_fu_14713_p1 = r_372_fu_14707_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_373_fu_14723_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln90_373_fu_14729_p1 = r_373_fu_14723_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_374_fu_14739_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln90_374_fu_14745_p1 = r_374_fu_14739_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_375_fu_14755_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln90_375_fu_14761_p1 = r_375_fu_14755_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_376_fu_14771_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln90_376_fu_14777_p1 = r_376_fu_14771_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_377_fu_14787_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln90_377_fu_14793_p1 = r_377_fu_14787_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_378_fu_14803_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln90_378_fu_14809_p1 = r_378_fu_14803_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_379_fu_14819_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln90_379_fu_14825_p1 = r_379_fu_14819_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14016:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_3645_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln90_37_fu_3651_p1 = r_37_fu_3645_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_380_fu_14835_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln90_380_fu_14841_p1 = r_380_fu_14835_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_381_fu_14851_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln90_381_fu_14857_p1 = r_381_fu_14851_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_382_fu_14867_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln90_382_fu_14873_p1 = r_382_fu_14867_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_383_fu_14883_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln90_383_fu_14889_p1 = r_383_fu_14883_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_384_fu_14899_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln90_384_fu_14905_p1 = r_384_fu_14899_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_385_fu_14915_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln90_385_fu_14921_p1 = r_385_fu_14915_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_386_fu_14931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln90_386_fu_14937_p1 = r_386_fu_14931_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_387_fu_14947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln90_387_fu_14953_p1 = r_387_fu_14947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_388_fu_14963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln90_388_fu_14969_p1 = r_388_fu_14963_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_389_fu_14979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln90_389_fu_14985_p1 = r_389_fu_14979_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14038:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_3669_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln90_38_fu_3675_p1 = r_38_fu_3669_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_390_fu_14995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln90_390_fu_15001_p1 = r_390_fu_14995_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_391_fu_15011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln90_391_fu_15017_p1 = r_391_fu_15011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_392_fu_15829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln90_392_fu_15835_p1 = r_392_fu_15829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_393_fu_15845_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln90_393_fu_15851_p1 = r_393_fu_15845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_394_fu_15861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln90_394_fu_15867_p1 = r_394_fu_15861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_395_fu_15877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln90_395_fu_15883_p1 = r_395_fu_15877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_396_fu_15893_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln90_396_fu_15899_p1 = r_396_fu_15893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_397_fu_15909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln90_397_fu_15915_p1 = r_397_fu_15909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_398_fu_15925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln90_398_fu_15931_p1 = r_398_fu_15925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_399_fu_15941_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln90_399_fu_15947_p1 = r_399_fu_15941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14060:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_3693_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln90_39_fu_3699_p1 = r_39_fu_3693_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14062:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_2829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln90_3_fu_2835_p1 = r_3_fu_2829_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_400_fu_15957_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln90_400_fu_15963_p1 = r_400_fu_15957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_401_fu_15973_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln90_401_fu_15979_p1 = r_401_fu_15973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_402_fu_15989_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln90_402_fu_15995_p1 = r_402_fu_15989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_403_fu_16005_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln90_403_fu_16011_p1 = r_403_fu_16005_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_404_fu_16021_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln90_404_fu_16027_p1 = r_404_fu_16021_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_405_fu_16037_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln90_405_fu_16043_p1 = r_405_fu_16037_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_406_fu_16053_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln90_406_fu_16059_p1 = r_406_fu_16053_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_407_fu_16069_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln90_407_fu_16075_p1 = r_407_fu_16069_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_408_fu_16085_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln90_408_fu_16091_p1 = r_408_fu_16085_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_409_fu_16101_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln90_409_fu_16107_p1 = r_409_fu_16101_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14084:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_3717_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln90_40_fu_3723_p1 = r_40_fu_3717_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_410_fu_16117_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln90_410_fu_16123_p1 = r_410_fu_16117_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_411_fu_16133_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln90_411_fu_16139_p1 = r_411_fu_16133_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_412_fu_16149_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln90_412_fu_16155_p1 = r_412_fu_16149_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_413_fu_16165_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln90_413_fu_16171_p1 = r_413_fu_16165_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_414_fu_16181_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln90_414_fu_16187_p1 = r_414_fu_16181_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_415_fu_16197_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln90_415_fu_16203_p1 = r_415_fu_16197_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_416_fu_16213_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln90_416_fu_16219_p1 = r_416_fu_16213_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_417_fu_16229_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln90_417_fu_16235_p1 = r_417_fu_16229_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_418_fu_16245_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln90_418_fu_16251_p1 = r_418_fu_16245_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_419_fu_16261_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln90_419_fu_16267_p1 = r_419_fu_16261_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14106:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_3741_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln90_41_fu_3747_p1 = r_41_fu_3741_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_420_fu_16277_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln90_420_fu_16283_p1 = r_420_fu_16277_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_421_fu_16293_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln90_421_fu_16299_p1 = r_421_fu_16293_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_422_fu_16309_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln90_422_fu_16315_p1 = r_422_fu_16309_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_423_fu_16325_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln90_423_fu_16331_p1 = r_423_fu_16325_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_424_fu_16341_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln90_424_fu_16347_p1 = r_424_fu_16341_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_425_fu_16357_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln90_425_fu_16363_p1 = r_425_fu_16357_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_426_fu_16373_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln90_426_fu_16379_p1 = r_426_fu_16373_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_427_fu_16389_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln90_427_fu_16395_p1 = r_427_fu_16389_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_428_fu_16405_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln90_428_fu_16411_p1 = r_428_fu_16405_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_429_fu_16421_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln90_429_fu_16427_p1 = r_429_fu_16421_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14128:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_3765_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln90_42_fu_3771_p1 = r_42_fu_3765_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_430_fu_16437_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln90_430_fu_16443_p1 = r_430_fu_16437_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_431_fu_16453_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln90_431_fu_16459_p1 = r_431_fu_16453_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_432_fu_16469_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln90_432_fu_16475_p1 = r_432_fu_16469_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_433_fu_16485_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln90_433_fu_16491_p1 = r_433_fu_16485_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_434_fu_16501_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln90_434_fu_16507_p1 = r_434_fu_16501_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_435_fu_16517_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln90_435_fu_16523_p1 = r_435_fu_16517_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_436_fu_16533_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln90_436_fu_16539_p1 = r_436_fu_16533_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_437_fu_16549_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln90_437_fu_16555_p1 = r_437_fu_16549_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_438_fu_16565_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln90_438_fu_16571_p1 = r_438_fu_16565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_439_fu_16581_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln90_439_fu_16587_p1 = r_439_fu_16581_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14150:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_3789_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln90_43_fu_3795_p1 = r_43_fu_3789_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_440_fu_16597_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln90_440_fu_16603_p1 = r_440_fu_16597_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_441_fu_17415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln90_441_fu_17421_p1 = r_441_fu_17415_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_442_fu_17431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln90_442_fu_17437_p1 = r_442_fu_17431_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_443_fu_17447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln90_443_fu_17453_p1 = r_443_fu_17447_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_444_fu_17463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln90_444_fu_17469_p1 = r_444_fu_17463_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_445_fu_17479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln90_445_fu_17485_p1 = r_445_fu_17479_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_446_fu_17495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln90_446_fu_17501_p1 = r_446_fu_17495_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_447_fu_17511_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln90_447_fu_17517_p1 = r_447_fu_17511_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_448_fu_17527_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln90_448_fu_17533_p1 = r_448_fu_17527_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_449_fu_17543_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln90_449_fu_17549_p1 = r_449_fu_17543_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14172:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_3813_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln90_44_fu_3819_p1 = r_44_fu_3813_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_450_fu_17559_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln90_450_fu_17565_p1 = r_450_fu_17559_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_451_fu_17575_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln90_451_fu_17581_p1 = r_451_fu_17575_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_452_fu_17591_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln90_452_fu_17597_p1 = r_452_fu_17591_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_453_fu_17607_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln90_453_fu_17613_p1 = r_453_fu_17607_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_454_fu_17623_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln90_454_fu_17629_p1 = r_454_fu_17623_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_455_fu_17639_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln90_455_fu_17645_p1 = r_455_fu_17639_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_456_fu_17655_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln90_456_fu_17661_p1 = r_456_fu_17655_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_457_fu_17671_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln90_457_fu_17677_p1 = r_457_fu_17671_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_458_fu_17687_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln90_458_fu_17693_p1 = r_458_fu_17687_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_459_fu_17703_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln90_459_fu_17709_p1 = r_459_fu_17703_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14194:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_3837_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln90_45_fu_3843_p1 = r_45_fu_3837_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_460_fu_17719_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln90_460_fu_17725_p1 = r_460_fu_17719_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_461_fu_17735_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln90_461_fu_17741_p1 = r_461_fu_17735_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_462_fu_17751_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln90_462_fu_17757_p1 = r_462_fu_17751_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_463_fu_17767_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln90_463_fu_17773_p1 = r_463_fu_17767_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_464_fu_17783_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln90_464_fu_17789_p1 = r_464_fu_17783_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_465_fu_17799_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln90_465_fu_17805_p1 = r_465_fu_17799_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_466_fu_17815_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln90_466_fu_17821_p1 = r_466_fu_17815_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_467_fu_17831_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln90_467_fu_17837_p1 = r_467_fu_17831_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_468_fu_17847_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln90_468_fu_17853_p1 = r_468_fu_17847_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_469_fu_17863_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln90_469_fu_17869_p1 = r_469_fu_17863_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14216:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_3861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln90_46_fu_3867_p1 = r_46_fu_3861_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_470_fu_17879_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln90_470_fu_17885_p1 = r_470_fu_17879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_471_fu_17895_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln90_471_fu_17901_p1 = r_471_fu_17895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_472_fu_17911_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln90_472_fu_17917_p1 = r_472_fu_17911_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_473_fu_17927_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln90_473_fu_17933_p1 = r_473_fu_17927_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_474_fu_17943_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln90_474_fu_17949_p1 = r_474_fu_17943_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_475_fu_17959_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln90_475_fu_17965_p1 = r_475_fu_17959_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_476_fu_17975_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln90_476_fu_17981_p1 = r_476_fu_17975_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_477_fu_17991_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln90_477_fu_17997_p1 = r_477_fu_17991_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_478_fu_18007_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln90_478_fu_18013_p1 = r_478_fu_18007_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_479_fu_18023_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln90_479_fu_18029_p1 = r_479_fu_18023_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14238:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_3885_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln90_47_fu_3891_p1 = r_47_fu_3885_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_480_fu_18039_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln90_480_fu_18045_p1 = r_480_fu_18039_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_481_fu_18055_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln90_481_fu_18061_p1 = r_481_fu_18055_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_482_fu_18071_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln90_482_fu_18077_p1 = r_482_fu_18071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_483_fu_18087_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln90_483_fu_18093_p1 = r_483_fu_18087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_484_fu_18103_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln90_484_fu_18109_p1 = r_484_fu_18103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_485_fu_18119_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln90_485_fu_18125_p1 = r_485_fu_18119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_486_fu_18135_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln90_486_fu_18141_p1 = r_486_fu_18135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_487_fu_18151_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln90_487_fu_18157_p1 = r_487_fu_18151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_488_fu_18167_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln90_488_fu_18173_p1 = r_488_fu_18167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14258:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_489_fu_18183_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln90_489_fu_18189_p1 = r_489_fu_18183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14260:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_3909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln90_48_fu_3915_p1 = r_48_fu_3909_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_490_fu_19001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln90_490_fu_19007_p1 = r_490_fu_19001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_491_fu_19017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln90_491_fu_19023_p1 = r_491_fu_19017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_492_fu_19033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln90_492_fu_19039_p1 = r_492_fu_19033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_493_fu_19049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln90_493_fu_19055_p1 = r_493_fu_19049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_494_fu_19065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln90_494_fu_19071_p1 = r_494_fu_19065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_495_fu_19081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln90_495_fu_19087_p1 = r_495_fu_19081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_496_fu_19097_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln90_496_fu_19103_p1 = r_496_fu_19097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_497_fu_19113_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln90_497_fu_19119_p1 = r_497_fu_19113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_498_fu_19129_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln90_498_fu_19135_p1 = r_498_fu_19129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14280:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_499_fu_19145_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln90_499_fu_19151_p1 = r_499_fu_19145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14282:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_4727_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln90_49_fu_4733_p1 = r_49_fu_4727_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14284:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_2853_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln90_4_fu_2859_p1 = r_4_fu_2853_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_500_fu_19161_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln90_500_fu_19167_p1 = r_500_fu_19161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_501_fu_19177_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln90_501_fu_19183_p1 = r_501_fu_19177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_502_fu_19193_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln90_502_fu_19199_p1 = r_502_fu_19193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_503_fu_19209_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln90_503_fu_19215_p1 = r_503_fu_19209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_504_fu_19225_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln90_504_fu_19231_p1 = r_504_fu_19225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_505_fu_19241_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln90_505_fu_19247_p1 = r_505_fu_19241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_506_fu_19257_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln90_506_fu_19263_p1 = r_506_fu_19257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_507_fu_19273_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln90_507_fu_19279_p1 = r_507_fu_19273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14302:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_508_fu_19289_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln90_508_fu_19295_p1 = r_508_fu_19289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14304:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_509_fu_19305_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln90_509_fu_19311_p1 = r_509_fu_19305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14306:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_4743_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln90_50_fu_4749_p1 = r_50_fu_4743_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_510_fu_19321_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln90_510_fu_19327_p1 = r_510_fu_19321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_511_fu_19337_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln90_511_fu_19343_p1 = r_511_fu_19337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_512_fu_19353_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln90_512_fu_19359_p1 = r_512_fu_19353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_513_fu_19369_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln90_513_fu_19375_p1 = r_513_fu_19369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_514_fu_19385_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln90_514_fu_19391_p1 = r_514_fu_19385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_515_fu_19401_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln90_515_fu_19407_p1 = r_515_fu_19401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_516_fu_19417_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln90_516_fu_19423_p1 = r_516_fu_19417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_517_fu_19433_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln90_517_fu_19439_p1 = r_517_fu_19433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14324:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_518_fu_19449_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln90_518_fu_19455_p1 = r_518_fu_19449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14326:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_519_fu_19465_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln90_519_fu_19471_p1 = r_519_fu_19465_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14328:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_4759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln90_51_fu_4765_p1 = r_51_fu_4759_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_520_fu_19481_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln90_520_fu_19487_p1 = r_520_fu_19481_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_521_fu_19497_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln90_521_fu_19503_p1 = r_521_fu_19497_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14334:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_522_fu_19513_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln90_522_fu_19519_p1 = r_522_fu_19513_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_523_fu_19529_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln90_523_fu_19535_p1 = r_523_fu_19529_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_524_fu_19545_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln90_524_fu_19551_p1 = r_524_fu_19545_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_525_fu_19561_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln90_525_fu_19567_p1 = r_525_fu_19561_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14342:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_526_fu_19577_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln90_526_fu_19583_p1 = r_526_fu_19577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14344:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_527_fu_19593_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln90_527_fu_19599_p1 = r_527_fu_19593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14346:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_528_fu_19609_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln90_528_fu_19615_p1 = r_528_fu_19609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14348:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_529_fu_19625_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln90_529_fu_19631_p1 = r_529_fu_19625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14350:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_4775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln90_52_fu_4781_p1 = r_52_fu_4775_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14352:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_530_fu_19641_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln90_530_fu_19647_p1 = r_530_fu_19641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14354:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_531_fu_19657_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln90_531_fu_19663_p1 = r_531_fu_19657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14356:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_532_fu_19673_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln90_532_fu_19679_p1 = r_532_fu_19673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_533_fu_19689_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln90_533_fu_19695_p1 = r_533_fu_19689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_534_fu_19705_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln90_534_fu_19711_p1 = r_534_fu_19705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_535_fu_19721_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln90_535_fu_19727_p1 = r_535_fu_19721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14364:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_536_fu_19737_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln90_536_fu_19743_p1 = r_536_fu_19737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14366:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_537_fu_19753_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln90_537_fu_19759_p1 = r_537_fu_19753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14368:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_538_fu_19769_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln90_538_fu_19775_p1 = r_538_fu_19769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14370:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_539_fu_20587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln90_539_fu_20593_p1 = r_539_fu_20587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14372:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_4791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln90_53_fu_4797_p1 = r_53_fu_4791_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14374:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_540_fu_20603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln90_540_fu_20609_p1 = r_540_fu_20603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_541_fu_20619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln90_541_fu_20625_p1 = r_541_fu_20619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_542_fu_20635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln90_542_fu_20641_p1 = r_542_fu_20635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_543_fu_20651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln90_543_fu_20657_p1 = r_543_fu_20651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_544_fu_20667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln90_544_fu_20673_p1 = r_544_fu_20667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_545_fu_20683_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln90_545_fu_20689_p1 = r_545_fu_20683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_546_fu_20699_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln90_546_fu_20705_p1 = r_546_fu_20699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_547_fu_20715_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln90_547_fu_20721_p1 = r_547_fu_20715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_548_fu_20731_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln90_548_fu_20737_p1 = r_548_fu_20731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14392:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_549_fu_20747_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln90_549_fu_20753_p1 = r_549_fu_20747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14394:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_4807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln90_54_fu_4813_p1 = r_54_fu_4807_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_550_fu_20763_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln90_550_fu_20769_p1 = r_550_fu_20763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_551_fu_20779_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln90_551_fu_20785_p1 = r_551_fu_20779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_552_fu_20795_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln90_552_fu_20801_p1 = r_552_fu_20795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_553_fu_20811_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln90_553_fu_20817_p1 = r_553_fu_20811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_554_fu_20827_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln90_554_fu_20833_p1 = r_554_fu_20827_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_555_fu_20843_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln90_555_fu_20849_p1 = r_555_fu_20843_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_556_fu_20859_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln90_556_fu_20865_p1 = r_556_fu_20859_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_557_fu_20875_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln90_557_fu_20881_p1 = r_557_fu_20875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_558_fu_20891_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln90_558_fu_20897_p1 = r_558_fu_20891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14414:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_559_fu_20907_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln90_559_fu_20913_p1 = r_559_fu_20907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14416:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_4823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln90_55_fu_4829_p1 = r_55_fu_4823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_560_fu_20923_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln90_560_fu_20929_p1 = r_560_fu_20923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_561_fu_20939_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln90_561_fu_20945_p1 = r_561_fu_20939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_562_fu_20955_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln90_562_fu_20961_p1 = r_562_fu_20955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_563_fu_20971_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln90_563_fu_20977_p1 = r_563_fu_20971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_564_fu_20987_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln90_564_fu_20993_p1 = r_564_fu_20987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14428:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_565_fu_21003_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln90_565_fu_21009_p1 = r_565_fu_21003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14430:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_566_fu_21019_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln90_566_fu_21025_p1 = r_566_fu_21019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_567_fu_21035_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln90_567_fu_21041_p1 = r_567_fu_21035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14434:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_568_fu_21051_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln90_568_fu_21057_p1 = r_568_fu_21051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14436:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_569_fu_21067_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln90_569_fu_21073_p1 = r_569_fu_21067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14438:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_4839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln90_56_fu_4845_p1 = r_56_fu_4839_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14440:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_570_fu_21083_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln90_570_fu_21089_p1 = r_570_fu_21083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14442:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_571_fu_21099_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln90_571_fu_21105_p1 = r_571_fu_21099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14444:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_572_fu_21115_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln90_572_fu_21121_p1 = r_572_fu_21115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14446:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_573_fu_21131_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln90_573_fu_21137_p1 = r_573_fu_21131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_574_fu_21147_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln90_574_fu_21153_p1 = r_574_fu_21147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_575_fu_21163_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln90_575_fu_21169_p1 = r_575_fu_21163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_576_fu_21179_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln90_576_fu_21185_p1 = r_576_fu_21179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_577_fu_21195_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln90_577_fu_21201_p1 = r_577_fu_21195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_578_fu_21211_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln90_578_fu_21217_p1 = r_578_fu_21211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_579_fu_21227_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln90_579_fu_21233_p1 = r_579_fu_21227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_4855_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln90_57_fu_4861_p1 = r_57_fu_4855_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_580_fu_21243_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln90_580_fu_21249_p1 = r_580_fu_21243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14464:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_581_fu_21259_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln90_581_fu_21265_p1 = r_581_fu_21259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14466:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_582_fu_21275_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln90_582_fu_21281_p1 = r_582_fu_21275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14468:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_583_fu_21291_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln90_583_fu_21297_p1 = r_583_fu_21291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_584_fu_21307_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln90_584_fu_21313_p1 = r_584_fu_21307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14472:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_585_fu_21323_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln90_585_fu_21329_p1 = r_585_fu_21323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_586_fu_21339_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln90_586_fu_21345_p1 = r_586_fu_21339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_587_fu_21355_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln90_587_fu_21361_p1 = r_587_fu_21355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14478:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_588_fu_22173_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln90_588_fu_22179_p1 = r_588_fu_22173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14480:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_589_fu_22189_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln90_589_fu_22195_p1 = r_589_fu_22189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_4871_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln90_58_fu_4877_p1 = r_58_fu_4871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_590_fu_22205_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln90_590_fu_22211_p1 = r_590_fu_22205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14486:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_591_fu_22221_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln90_591_fu_22227_p1 = r_591_fu_22221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14488:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_592_fu_22237_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln90_592_fu_22243_p1 = r_592_fu_22237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14490:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_593_fu_22253_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln90_593_fu_22259_p1 = r_593_fu_22253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_594_fu_22269_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln90_594_fu_22275_p1 = r_594_fu_22269_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14494:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_595_fu_22285_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln90_595_fu_22291_p1 = r_595_fu_22285_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_596_fu_22301_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln90_596_fu_22307_p1 = r_596_fu_22301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14498:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_597_fu_22317_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln90_597_fu_22323_p1 = r_597_fu_22317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14500:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_598_fu_22333_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln90_598_fu_22339_p1 = r_598_fu_22333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_599_fu_22349_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln90_599_fu_22355_p1 = r_599_fu_22349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_4887_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln90_59_fu_4893_p1 = r_59_fu_4887_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14506:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln90_5_fu_2883_p1 = r_5_fu_2877_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_600_fu_22365_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln90_600_fu_22371_p1 = r_600_fu_22365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_601_fu_22381_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln90_601_fu_22387_p1 = r_601_fu_22381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_602_fu_22397_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln90_602_fu_22403_p1 = r_602_fu_22397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_603_fu_22413_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln90_603_fu_22419_p1 = r_603_fu_22413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14516:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_604_fu_22429_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln90_604_fu_22435_p1 = r_604_fu_22429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_605_fu_22445_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln90_605_fu_22451_p1 = r_605_fu_22445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_606_fu_22461_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln90_606_fu_22467_p1 = r_606_fu_22461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14522:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_607_fu_22477_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln90_607_fu_22483_p1 = r_607_fu_22477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_608_fu_22493_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln90_608_fu_22499_p1 = r_608_fu_22493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_609_fu_22509_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln90_609_fu_22515_p1 = r_609_fu_22509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14528:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_4903_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln90_60_fu_4909_p1 = r_60_fu_4903_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_610_fu_22525_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln90_610_fu_22531_p1 = r_610_fu_22525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_611_fu_22541_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln90_611_fu_22547_p1 = r_611_fu_22541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_612_fu_22557_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln90_612_fu_22563_p1 = r_612_fu_22557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_613_fu_22573_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln90_613_fu_22579_p1 = r_613_fu_22573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_614_fu_22589_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln90_614_fu_22595_p1 = r_614_fu_22589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_615_fu_22605_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln90_615_fu_22611_p1 = r_615_fu_22605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_616_fu_22621_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln90_616_fu_22627_p1 = r_616_fu_22621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_617_fu_22637_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln90_617_fu_22643_p1 = r_617_fu_22637_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_618_fu_22653_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln90_618_fu_22659_p1 = r_618_fu_22653_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_619_fu_22669_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln90_619_fu_22675_p1 = r_619_fu_22669_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14550:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_4919_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln90_61_fu_4925_p1 = r_61_fu_4919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_620_fu_22685_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln90_620_fu_22691_p1 = r_620_fu_22685_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_621_fu_22701_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln90_621_fu_22707_p1 = r_621_fu_22701_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_622_fu_22717_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln90_622_fu_22723_p1 = r_622_fu_22717_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_623_fu_22733_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln90_623_fu_22739_p1 = r_623_fu_22733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_624_fu_22749_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln90_624_fu_22755_p1 = r_624_fu_22749_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_625_fu_22765_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln90_625_fu_22771_p1 = r_625_fu_22765_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_626_fu_22781_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln90_626_fu_22787_p1 = r_626_fu_22781_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_627_fu_22797_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln90_627_fu_22803_p1 = r_627_fu_22797_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_628_fu_22813_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln90_628_fu_22819_p1 = r_628_fu_22813_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_629_fu_22829_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln90_629_fu_22835_p1 = r_629_fu_22829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_4935_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln90_62_fu_4941_p1 = r_62_fu_4935_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_630_fu_22845_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln90_630_fu_22851_p1 = r_630_fu_22845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_631_fu_22861_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln90_631_fu_22867_p1 = r_631_fu_22861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_632_fu_22877_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln90_632_fu_22883_p1 = r_632_fu_22877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_633_fu_22893_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln90_633_fu_22899_p1 = r_633_fu_22893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_634_fu_22909_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln90_634_fu_22915_p1 = r_634_fu_22909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_635_fu_22925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln90_635_fu_22931_p1 = r_635_fu_22925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_636_fu_22941_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln90_636_fu_22947_p1 = r_636_fu_22941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_637_fu_23759_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln90_637_fu_23765_p1 = r_637_fu_23759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_638_fu_23775_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln90_638_fu_23781_p1 = r_638_fu_23775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_639_fu_23791_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln90_639_fu_23797_p1 = r_639_fu_23791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_4951_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln90_63_fu_4957_p1 = r_63_fu_4951_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_640_fu_23807_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln90_640_fu_23813_p1 = r_640_fu_23807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_641_fu_23823_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln90_641_fu_23829_p1 = r_641_fu_23823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_642_fu_23839_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln90_642_fu_23845_p1 = r_642_fu_23839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_643_fu_23855_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln90_643_fu_23861_p1 = r_643_fu_23855_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_644_fu_23871_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln90_644_fu_23877_p1 = r_644_fu_23871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_645_fu_23887_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln90_645_fu_23893_p1 = r_645_fu_23887_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_646_fu_23903_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln90_646_fu_23909_p1 = r_646_fu_23903_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_647_fu_23919_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln90_647_fu_23925_p1 = r_647_fu_23919_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_648_fu_23935_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln90_648_fu_23941_p1 = r_648_fu_23935_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14614:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_649_fu_23951_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln90_649_fu_23957_p1 = r_649_fu_23951_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_4967_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln90_64_fu_4973_p1 = r_64_fu_4967_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_650_fu_23967_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln90_650_fu_23973_p1 = r_650_fu_23967_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_651_fu_23983_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln90_651_fu_23989_p1 = r_651_fu_23983_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_652_fu_23999_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln90_652_fu_24005_p1 = r_652_fu_23999_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_653_fu_24015_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln90_653_fu_24021_p1 = r_653_fu_24015_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_654_fu_24031_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln90_654_fu_24037_p1 = r_654_fu_24031_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_655_fu_24047_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln90_655_fu_24053_p1 = r_655_fu_24047_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_656_fu_24063_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln90_656_fu_24069_p1 = r_656_fu_24063_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_657_fu_24079_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln90_657_fu_24085_p1 = r_657_fu_24079_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_658_fu_24095_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln90_658_fu_24101_p1 = r_658_fu_24095_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14636:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_659_fu_24111_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln90_659_fu_24117_p1 = r_659_fu_24111_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14638:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_4983_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln90_65_fu_4989_p1 = r_65_fu_4983_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_660_fu_24127_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln90_660_fu_24133_p1 = r_660_fu_24127_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_661_fu_24143_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln90_661_fu_24149_p1 = r_661_fu_24143_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_662_fu_24159_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln90_662_fu_24165_p1 = r_662_fu_24159_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_663_fu_24175_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln90_663_fu_24181_p1 = r_663_fu_24175_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_664_fu_24191_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln90_664_fu_24197_p1 = r_664_fu_24191_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_665_fu_24207_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln90_665_fu_24213_p1 = r_665_fu_24207_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_666_fu_24223_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln90_666_fu_24229_p1 = r_666_fu_24223_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_667_fu_24239_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln90_667_fu_24245_p1 = r_667_fu_24239_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14656:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_668_fu_24255_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln90_668_fu_24261_p1 = r_668_fu_24255_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14658:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_669_fu_24271_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln90_669_fu_24277_p1 = r_669_fu_24271_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14660:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_4999_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln90_66_fu_5005_p1 = r_66_fu_4999_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_670_fu_24287_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln90_670_fu_24293_p1 = r_670_fu_24287_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_671_fu_24303_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln90_671_fu_24309_p1 = r_671_fu_24303_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_672_fu_24319_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln90_672_fu_24325_p1 = r_672_fu_24319_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_673_fu_24335_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln90_673_fu_24341_p1 = r_673_fu_24335_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_674_fu_24351_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln90_674_fu_24357_p1 = r_674_fu_24351_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_675_fu_24367_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln90_675_fu_24373_p1 = r_675_fu_24367_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_676_fu_24383_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln90_676_fu_24389_p1 = r_676_fu_24383_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14676:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_677_fu_24399_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln90_677_fu_24405_p1 = r_677_fu_24399_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14678:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_678_fu_24415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln90_678_fu_24421_p1 = r_678_fu_24415_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_679_fu_24431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln90_679_fu_24437_p1 = r_679_fu_24431_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_5015_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln90_67_fu_5021_p1 = r_67_fu_5015_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14684:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_680_fu_24447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln90_680_fu_24453_p1 = r_680_fu_24447_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_681_fu_24463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln90_681_fu_24469_p1 = r_681_fu_24463_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_682_fu_24479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln90_682_fu_24485_p1 = r_682_fu_24479_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_683_fu_24495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln90_683_fu_24501_p1 = r_683_fu_24495_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_684_fu_24511_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln90_684_fu_24517_p1 = r_684_fu_24511_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_685_fu_24527_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln90_685_fu_24533_p1 = r_685_fu_24527_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_686_fu_25345_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln90_686_fu_25351_p1 = r_686_fu_25345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_687_fu_25361_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln90_687_fu_25367_p1 = r_687_fu_25361_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_688_fu_25377_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln90_688_fu_25383_p1 = r_688_fu_25377_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_689_fu_25393_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln90_689_fu_25399_p1 = r_689_fu_25393_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_5031_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln90_68_fu_5037_p1 = r_68_fu_5031_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_690_fu_25409_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln90_690_fu_25415_p1 = r_690_fu_25409_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_691_fu_25425_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln90_691_fu_25431_p1 = r_691_fu_25425_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_692_fu_25441_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln90_692_fu_25447_p1 = r_692_fu_25441_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_693_fu_25457_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln90_693_fu_25463_p1 = r_693_fu_25457_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_694_fu_25473_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln90_694_fu_25479_p1 = r_694_fu_25473_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_695_fu_25489_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln90_695_fu_25495_p1 = r_695_fu_25489_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_696_fu_25505_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln90_696_fu_25511_p1 = r_696_fu_25505_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_697_fu_25521_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln90_697_fu_25527_p1 = r_697_fu_25521_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_698_fu_25537_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln90_698_fu_25543_p1 = r_698_fu_25537_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_699_fu_25553_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln90_699_fu_25559_p1 = r_699_fu_25553_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_5047_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln90_69_fu_5053_p1 = r_69_fu_5047_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14728:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_2901_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln90_6_fu_2907_p1 = r_6_fu_2901_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_700_fu_25569_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln90_700_fu_25575_p1 = r_700_fu_25569_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_701_fu_25585_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln90_701_fu_25591_p1 = r_701_fu_25585_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_702_fu_25601_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln90_702_fu_25607_p1 = r_702_fu_25601_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_703_fu_25617_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln90_703_fu_25623_p1 = r_703_fu_25617_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_704_fu_25633_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln90_704_fu_25639_p1 = r_704_fu_25633_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_705_fu_25649_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln90_705_fu_25655_p1 = r_705_fu_25649_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_706_fu_25665_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln90_706_fu_25671_p1 = r_706_fu_25665_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_707_fu_25681_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln90_707_fu_25687_p1 = r_707_fu_25681_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_708_fu_25697_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln90_708_fu_25703_p1 = r_708_fu_25697_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14748:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_709_fu_25713_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln90_709_fu_25719_p1 = r_709_fu_25713_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14750:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_5063_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln90_70_fu_5069_p1 = r_70_fu_5063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_710_fu_25729_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln90_710_fu_25735_p1 = r_710_fu_25729_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_711_fu_25745_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln90_711_fu_25751_p1 = r_711_fu_25745_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_712_fu_25761_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln90_712_fu_25767_p1 = r_712_fu_25761_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_713_fu_25777_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln90_713_fu_25783_p1 = r_713_fu_25777_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_714_fu_25793_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln90_714_fu_25799_p1 = r_714_fu_25793_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_715_fu_25809_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln90_715_fu_25815_p1 = r_715_fu_25809_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_716_fu_25825_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln90_716_fu_25831_p1 = r_716_fu_25825_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_717_fu_25841_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln90_717_fu_25847_p1 = r_717_fu_25841_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_718_fu_25857_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln90_718_fu_25863_p1 = r_718_fu_25857_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14770:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_719_fu_25873_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln90_719_fu_25879_p1 = r_719_fu_25873_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14772:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_5079_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln90_71_fu_5085_p1 = r_71_fu_5079_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_720_fu_25889_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln90_720_fu_25895_p1 = r_720_fu_25889_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_721_fu_25905_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln90_721_fu_25911_p1 = r_721_fu_25905_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_722_fu_25921_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln90_722_fu_25927_p1 = r_722_fu_25921_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_723_fu_25937_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln90_723_fu_25943_p1 = r_723_fu_25937_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_724_fu_25953_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln90_724_fu_25959_p1 = r_724_fu_25953_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_725_fu_25969_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln90_725_fu_25975_p1 = r_725_fu_25969_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_726_fu_25985_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln90_726_fu_25991_p1 = r_726_fu_25985_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_727_fu_26001_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln90_727_fu_26007_p1 = r_727_fu_26001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_728_fu_26017_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln90_728_fu_26023_p1 = r_728_fu_26017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_729_fu_26033_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln90_729_fu_26039_p1 = r_729_fu_26033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_5095_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln90_72_fu_5101_p1 = r_72_fu_5095_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_730_fu_26049_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln90_730_fu_26055_p1 = r_730_fu_26049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_731_fu_26065_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln90_731_fu_26071_p1 = r_731_fu_26065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_732_fu_26081_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln90_732_fu_26087_p1 = r_732_fu_26081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_733_fu_26097_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln90_733_fu_26103_p1 = r_733_fu_26097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_734_fu_26113_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln90_734_fu_26119_p1 = r_734_fu_26113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_735_fu_26931_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln90_735_fu_26937_p1 = r_735_fu_26931_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_736_fu_26947_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln90_736_fu_26953_p1 = r_736_fu_26947_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_737_fu_26963_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln90_737_fu_26969_p1 = r_737_fu_26963_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_738_fu_26979_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln90_738_fu_26985_p1 = r_738_fu_26979_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_739_fu_26995_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln90_739_fu_27001_p1 = r_739_fu_26995_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_5111_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln90_73_fu_5117_p1 = r_73_fu_5111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_740_fu_27011_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln90_740_fu_27017_p1 = r_740_fu_27011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_741_fu_27027_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln90_741_fu_27033_p1 = r_741_fu_27027_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_742_fu_27043_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln90_742_fu_27049_p1 = r_742_fu_27043_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_743_fu_27059_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln90_743_fu_27065_p1 = r_743_fu_27059_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_744_fu_27075_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln90_744_fu_27081_p1 = r_744_fu_27075_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_745_fu_27091_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln90_745_fu_27097_p1 = r_745_fu_27091_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_746_fu_27107_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln90_746_fu_27113_p1 = r_746_fu_27107_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_747_fu_27123_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln90_747_fu_27129_p1 = r_747_fu_27123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_748_fu_27139_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln90_748_fu_27145_p1 = r_748_fu_27139_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_749_fu_27155_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln90_749_fu_27161_p1 = r_749_fu_27155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_5127_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln90_74_fu_5133_p1 = r_74_fu_5127_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_750_fu_27171_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln90_750_fu_27177_p1 = r_750_fu_27171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_751_fu_27187_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln90_751_fu_27193_p1 = r_751_fu_27187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_752_fu_27203_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln90_752_fu_27209_p1 = r_752_fu_27203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_753_fu_27219_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln90_753_fu_27225_p1 = r_753_fu_27219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_754_fu_27235_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln90_754_fu_27241_p1 = r_754_fu_27235_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_755_fu_27251_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln90_755_fu_27257_p1 = r_755_fu_27251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_756_fu_27267_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln90_756_fu_27273_p1 = r_756_fu_27267_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_757_fu_27283_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln90_757_fu_27289_p1 = r_757_fu_27283_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_758_fu_27299_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln90_758_fu_27305_p1 = r_758_fu_27299_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_759_fu_27315_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln90_759_fu_27321_p1 = r_759_fu_27315_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_5143_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln90_75_fu_5149_p1 = r_75_fu_5143_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14862:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_760_fu_27331_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln90_760_fu_27337_p1 = r_760_fu_27331_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_761_fu_27347_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln90_761_fu_27353_p1 = r_761_fu_27347_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_762_fu_27363_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln90_762_fu_27369_p1 = r_762_fu_27363_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_763_fu_27379_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln90_763_fu_27385_p1 = r_763_fu_27379_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_764_fu_27395_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln90_764_fu_27401_p1 = r_764_fu_27395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_765_fu_27411_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln90_765_fu_27417_p1 = r_765_fu_27411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_766_fu_27427_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln90_766_fu_27433_p1 = r_766_fu_27427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_767_fu_27443_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln90_767_fu_27449_p1 = r_767_fu_27443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_768_fu_27459_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln90_768_fu_27465_p1 = r_768_fu_27459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_769_fu_27475_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln90_769_fu_27481_p1 = r_769_fu_27475_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_5159_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln90_76_fu_5165_p1 = r_76_fu_5159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14884:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_770_fu_27491_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln90_770_fu_27497_p1 = r_770_fu_27491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_771_fu_27507_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln90_771_fu_27513_p1 = r_771_fu_27507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_772_fu_27523_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln90_772_fu_27529_p1 = r_772_fu_27523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_773_fu_27539_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln90_773_fu_27545_p1 = r_773_fu_27539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_774_fu_27555_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln90_774_fu_27561_p1 = r_774_fu_27555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_775_fu_27571_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln90_775_fu_27577_p1 = r_775_fu_27571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_776_fu_27587_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln90_776_fu_27593_p1 = r_776_fu_27587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_777_fu_27603_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln90_777_fu_27609_p1 = r_777_fu_27603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_778_fu_27619_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln90_778_fu_27625_p1 = r_778_fu_27619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_779_fu_27635_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln90_779_fu_27641_p1 = r_779_fu_27635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14904:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_5175_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln90_77_fu_5181_p1 = r_77_fu_5175_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14906:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_780_fu_27651_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln90_780_fu_27657_p1 = r_780_fu_27651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_781_fu_27667_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln90_781_fu_27673_p1 = r_781_fu_27667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_782_fu_27683_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln90_782_fu_27689_p1 = r_782_fu_27683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_783_fu_27699_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln90_783_fu_27705_p1 = r_783_fu_27699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14914:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_5191_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln90_78_fu_5197_p1 = r_78_fu_5191_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14916:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_5207_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln90_79_fu_5213_p1 = r_79_fu_5207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14918:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_2925_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln90_7_fu_2931_p1 = r_7_fu_2925_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14920:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_80_fu_5223_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln90_80_fu_5229_p1 = r_80_fu_5223_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14922:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_81_fu_5239_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln90_81_fu_5245_p1 = r_81_fu_5239_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14924:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_82_fu_5255_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln90_82_fu_5261_p1 = r_82_fu_5255_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14926:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_83_fu_5271_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln90_83_fu_5277_p1 = r_83_fu_5271_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14928:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_84_fu_5287_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln90_84_fu_5293_p1 = r_84_fu_5287_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14930:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_85_fu_5303_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln90_85_fu_5309_p1 = r_85_fu_5303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14932:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_86_fu_5319_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln90_86_fu_5325_p1 = r_86_fu_5319_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14934:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_87_fu_5335_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln90_87_fu_5341_p1 = r_87_fu_5335_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14936:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_88_fu_5351_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln90_88_fu_5357_p1 = r_88_fu_5351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14938:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_89_fu_5367_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln90_89_fu_5373_p1 = r_89_fu_5367_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14940:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_2949_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln90_8_fu_2955_p1 = r_8_fu_2949_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14942:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_90_fu_5383_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln90_90_fu_5389_p1 = r_90_fu_5383_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14944:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_91_fu_5399_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln90_91_fu_5405_p1 = r_91_fu_5399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14946:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_92_fu_5415_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln90_92_fu_5421_p1 = r_92_fu_5415_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14948:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_93_fu_5431_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln90_93_fu_5437_p1 = r_93_fu_5431_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14950:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_94_fu_5447_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln90_94_fu_5453_p1 = r_94_fu_5447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14952:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_95_fu_5463_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln90_95_fu_5469_p1 = r_95_fu_5463_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14954:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_96_fu_5479_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln90_96_fu_5485_p1 = r_96_fu_5479_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14956:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_97_fu_5495_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln90_97_fu_5501_p1 = r_97_fu_5495_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14958:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_98_fu_6313_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln90_98_fu_6319_p1 = r_98_fu_6313_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14960:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_99_fu_6329_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln90_99_fu_6335_p1 = r_99_fu_6329_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14962:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_2973_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln90_9_fu_2979_p1 = r_9_fu_2973_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:14964:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_2757_p2' generates 1 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln90_fu_2763_p1 = r_fu_2757_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:15048:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                              : ... In instance MVAU_hls_0\n",
      "15048 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:15049:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                              : ... In instance MVAU_hls_0\n",
      "15049 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_MVAU_hls_0_2vrltcqt/MVAU_hls_0.v:15191:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                             : ... In instance MVAU_hls_0\n",
      "15191 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_0_4vwugg93'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_0_4vwugg93/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_0.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0.cpp VStreamingDataWidthConverter_rtl_0__Trace__0.cpp VStreamingDataWidthConverter_rtl_0___024root__Slow.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0__Slow.cpp VStreamingDataWidthConverter_rtl_0__Syms.cpp VStreamingDataWidthConverter_rtl_0__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_0__ALL.o VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_0__ALL.a VStreamingDataWidthConverter_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_0__ALL.a      -o VStreamingDataWidthConverter_rtl_0\n",
      "rm VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingDataWidthConverter_rtl_0_4vwugg93'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:56:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   56 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:57:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   57 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:685:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  685 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:686:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  686 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:687:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  687 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:921:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  921 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:945:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                           : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  945 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:1081:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'outElem_fu_1795_p50' generates 49 bits.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      " 1081 | assign out_V_TDATA = outElem_fu_1795_p50;\n",
      "      |                    ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:1459:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance Thresholding_hls_0\n",
      " 1459 | #0 grp_Thresholding_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:1460:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance Thresholding_hls_0\n",
      " 1460 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/rtlsim_Thresholding_hls_0_om7ozuqy/Thresholding_hls_0.v:1602:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                            : ... In instance Thresholding_hls_0\n",
      " 1602 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_2_0ibq2wku'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_2_0ibq2wku/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_2.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0.cpp VStreamingFIFO_rtl_2__Trace__0.cpp VStreamingFIFO_rtl_2___024root__Slow.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0__Slow.cpp VStreamingFIFO_rtl_2__Syms.cpp VStreamingFIFO_rtl_2__Trace__0__Slow.cpp > VStreamingFIFO_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_2__ALL.o VStreamingFIFO_rtl_2__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_2__ALL.a VStreamingFIFO_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_2__ALL.a      -o VStreamingFIFO_rtl_2\n",
      "rm VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_2_0ibq2wku'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:121:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  121 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:178:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  178 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:186:25: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:189:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:202:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:212:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:226:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:233:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:246:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:264:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  264 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:278:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  278 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:295:20: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:298:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/StreamingFIFO_rtl_0.v:62:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_0\n",
      "   62 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/StreamingFIFO_rtl_0.v:63:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingFIFO_rtl_0\n",
      "   63 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:186:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  186 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:195:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  195 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:212:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  212 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:295:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  295 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/code_gen_ipgen_StreamingFIFO_rtl_0__ttl9dso/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_px0pxxie'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_px0pxxie/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_MVAU_hls_0_px0pxxie'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_mqxrym0c'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_mqxrym0c/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_hls_0.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0.cpp VThresholding_hls_0__Trace__0.cpp VThresholding_hls_0__ConstPool_0.cpp VThresholding_hls_0___024root__Slow.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0__Slow.cpp VThresholding_hls_0__Syms.cpp VThresholding_hls_0__Trace__0__Slow.cpp > VThresholding_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_hls_0__ALL.o VThresholding_hls_0__ALL.cpp\n",
      "echo \"\" > VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_hls_0__ALL.a VThresholding_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_hls_0__ALL.a      -o VThresholding_hls_0\n",
      "rm VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_Thresholding_hls_0_mqxrym0c'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_1_t652awc0'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_1_t652awc0/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_1.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0.cpp VStreamingFIFO_rtl_1__Trace__0.cpp VStreamingFIFO_rtl_1___024root__Slow.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0__Slow.cpp VStreamingFIFO_rtl_1__Syms.cpp VStreamingFIFO_rtl_1__Trace__0__Slow.cpp > VStreamingFIFO_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_1__ALL.o VStreamingFIFO_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_1__ALL.a VStreamingFIFO_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_1__ALL.a      -o VStreamingFIFO_rtl_1\n",
      "rm VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_1_t652awc0'\n",
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_0_cynxvik1'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_0_cynxvik1/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_0.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0.cpp VStreamingFIFO_rtl_0__Trace__0.cpp VStreamingFIFO_rtl_0__ConstPool_0.cpp VStreamingFIFO_rtl_0___024root__Slow.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0__Slow.cpp VStreamingFIFO_rtl_0__Syms.cpp VStreamingFIFO_rtl_0__Trace__0__Slow.cpp > VStreamingFIFO_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_0__ALL.o VStreamingFIFO_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_0__ALL.a VStreamingFIFO_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_0__ALL.a      -o VStreamingFIFO_rtl_0\n",
      "rm VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_StreamingFIFO_rtl_0_cynxvik1'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.insert_dwc import InsertDWC\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.transformation.fpgadataflow.specialize_layers import SpecializeLayers\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "child_model = child_model.transform(InsertDWC())  \n",
    "child_model = child_model.transform(InsertFIFO(create_shallow_fifos=True))\n",
    "# DWC and FIFOs need to be specialized to either HLS or RTL variants\n",
    "child_model = child_model.transform(SpecializeLayers())\n",
    "child_model.save(build_dir + \"/test.onnx\");\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(CreateStitchedIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.set_metadata_prop(\"exec_mode\",\"rtlsim\")\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-MODDUP: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:3389:8: Duplicate declaration of module: 'dwc'\n",
      " 3389 | module dwc #(\n",
      "      |        ^~~\n",
      "                 /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:608:8: ... Location of original declaration\n",
      "  608 | module dwc #(\n",
      "      |        ^~~\n",
      "                 ... For warning description see https://verilator.org/warn/MODDUP?v=4.224\n",
      "                 ... Use \"/* verilator lint_off MODDUP */\" and lint_on around source to disable this message.\n",
      "%Warning-MODDUP: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:32470:8: Duplicate declaration of module: 'dwc_axi'\n",
      "32470 | module dwc_axi #(\n",
      "      |        ^~~~~~~\n",
      "                 /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:25491:8: ... Location of original declaration\n",
      "25491 | module dwc_axi #(\n",
      "      |        ^~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "   32 | package swg;\n",
      "      |         ^~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "   60 | module finn_design_MVAU_hls_3_wstrm_0 (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:233:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  233 | module finn_design_MVAU_hls_2_wstrm_0 (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:381:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  381 | module StreamingFIFO_rtl_3(\n",
      "      |        ^~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:456:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  456 | module StreamingFIFO_rtl_4(\n",
      "      |        ^~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:531:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  531 | module StreamingFIFO_rtl_0(\n",
      "      |        ^~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:608:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  608 | module dwc #(\n",
      "      |        ^~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:807:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "  807 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);\n",
      "      |        ^~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1104:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      " 1104 | module finn_design_StreamingFIFO_rtl_6_0 (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      " 1187 | module StreamingFIFO_rtl_7(\n",
      "      |        ^~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      " 1288 | module finn_design_MVAU_hls_2_0 (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1382:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      " 1382 | module memstream_axi #(\n",
      "      |        ^~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-TIMESCALEMOD: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1545:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      " 1545 | module finn_design_MVAU_hls_0_wstrm_0 (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "                       /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:1983:8: ... Location of module with timescale\n",
      " 1983 | module MVAU_hls_1_regslice_both\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-UNPACKED: /srv/homes/ipanagou/thesis/finn_dev_ipanagou/vivado_stitch_proj_6pwtnqse/finn_design_wrapper.v:2610:10: Unsupported: Unpacked struct/union\n",
      "                                                                                                                         : ... In instance finn_design_wrapper.finn_design_i.Thresholding_hls_0.Thresholding_hls_0_wstrm.inst.core.mem\n",
      " 2610 |  typedef struct {\n",
      "      |          ^~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_ipstitched_wrbijx4o'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_ipstitched_wrbijx4o/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp\n",
      "echo \"\" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper\n",
      "rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/srv/homes/ipanagou/thesis/finn_dev_ipanagou/pyverilator_ipstitched_wrbijx4o'\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
