SYNTHESIJER ?= ../../target/synthesijer
SOURCES = Prime.java PrimeSim.java BubbleSort.java BubbleSortSim.java MergeSort.java MergeSortSim.java
VHDL_SOURCES = $(SOURCES:.java=.vhd)
VERILOG_SOURCES = $(SOURCES:.java=.v)
OPT ?= --chaining --bb2 --ssa

all: build

build: $(SOURCES)
	java -cp $(SYNTHESIJER) synthesijer.Main --vhdl --verilog $(OPT) $(SOURCES)

ghdl: build primesim_top.vhd bubblesortsim_top.vhd mergesortsim_top.vhd
	ghdl -a --std=93c --workdir=. $(VHDL_SOURCES) bubblesortsim_top.vhd primesim_top.vhd mergesortsim_top.vhd ../../lib/vhdl/dualportram.vhd ../../lib/vhdl/singleportram.vhd

iverilog : build primesim_top.v bubblesortsim_top.v mergesortsim_top.v
	iverilog -DDUMP_ENABLE -o primesim_top primesim_top.v PrimeSim.v Prime.v ../../lib/verilog/dualportram.v ../../lib/verilog/singleportram.v
	iverilog -DDUMP_ENABLE -o bubblesortsim_top bubblesortsim_top.v BubbleSortSim.v BubbleSort.v ../../lib/verilog/dualportram.v ../../lib/verilog/singleportram.v
	iverilog -DDUMP_ENABLE -o mergesortsim_top mergesortsim_top.v MergeSortSim.v MergeSort.v ../../lib/verilog/dualportram.v ../../lib/verilog/singleportram.v

test: ghdl iverilog
	./primesim_top
	./bubblesortsim_top
	./mergesortsim_top
	ghdl --elab-run primesim_top
	ghdl --elab-run bubblesortsim_top
	ghdl --elab-run mergesortsim_top

clean:
	-rm -f *.class
	-rm -f $(VHDL_SOURCES)
	-rm -f $(VERILOG_SOURCES)
	-rm -f *.xml
	-rm -f *.dot
	-rm -f *.o
	-rm -f *.s
	-rm -f *.ir
	-rm -f *.vcd
	-rm -f *.ghw
	-rm -f *.svg
	-rm -f *.png
	-rm -f *~
	-rm -f work-obj93.cf
	-rm -f primesim_top 
	-rm -f bubblesortsim_top
	-rm -f mergesortsim_top
	-rm -f *.tmp_info
