#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.606     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                          0.000     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.606     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     9.317
b_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         0.000     9.317
b_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    10.779
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.779
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.241
$iopadmap$helloworldfpga.b.O_DAT[0] (BIDIR_CELL)                                    0.000    12.241
$iopadmap$helloworldfpga.b.O_PAD_$out[0] (BIDIR_CELL)                               9.809    22.050
out:b.outpad[0] (.output)                                                           0.000    22.050
data arrival time                                                                            22.050

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -22.050
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -22.050


#Path 2
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.606     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                          0.000     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.606     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     9.317
b_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         0.000     9.317
b_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    10.779
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.779
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.241
$iopadmap$helloworldfpga.e.O_DAT[0] (BIDIR_CELL)                                    0.000    12.241
$iopadmap$helloworldfpga.e.O_PAD_$out[0] (BIDIR_CELL)                               9.809    22.050
out:e.outpad[0] (.output)                                                           0.000    22.050
data arrival time                                                                            22.050

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -22.050
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -22.050


#Path 3
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.606     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     4.856
c_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                          0.000     6.406
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.606     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.011
g_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     9.317
g_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     9.317
g_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.462    10.779
$iopadmap$helloworldfpga.g.O_DAT[0] (BIDIR_CELL)                                    0.000    10.779
$iopadmap$helloworldfpga.g.O_PAD_$out[0] (BIDIR_CELL)                               9.809    20.588
out:g.outpad[0] (.output)                                                           0.000    20.588
data arrival time                                                                            20.588

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.588
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.588


#Path 4
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
a_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
a_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
b_mux4x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000     4.800
b_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462     6.262
e_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     6.262
e_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.568
f_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     7.568
f_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     9.117
f_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     9.117
f_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.423
$iopadmap$helloworldfpga.f.O_DAT[0] (BIDIR_CELL)                                    0.000    10.423
$iopadmap$helloworldfpga.f.O_PAD_$out[0] (BIDIR_CELL)                               9.809    20.232
out:f.outpad[0] (.output)                                                           0.000    20.232
data arrival time                                                                            20.232

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.232
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.232


#Path 5
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                           0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                          1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.606     4.856
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     4.856
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     6.462
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                 0.000     6.462
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.305     7.767
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.767
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     9.073
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     9.073
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    10.378
$iopadmap$helloworldfpga.d.O_DAT[0] (BIDIR_CELL)                                      0.000    10.378
$iopadmap$helloworldfpga.d.O_PAD_$out[0] (BIDIR_CELL)                                 9.809    20.187
out:d.outpad[0] (.output)                                                             0.000    20.187
data arrival time                                                                              20.187

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -20.187
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -20.187


#Path 6
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
a_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
a_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
g_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000     4.800
g_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.606     6.406
c_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     6.406
c_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.606     8.011
c_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     8.011
c_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.473
$iopadmap$helloworldfpga.c.O_DAT[0] (BIDIR_CELL)                                    0.000     9.473
$iopadmap$helloworldfpga.c.O_PAD_$out[0] (BIDIR_CELL)                               9.809    19.282
out:c.outpad[0] (.output)                                                           0.000    19.282
data arrival time                                                                            19.282

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -19.282
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -19.282


#Path 7
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                           0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                          1.701     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
a_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     3.251
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.606     4.856
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     4.856
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     6.462
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                 0.000     6.462
e_mux4x0_Q_D_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.305     7.767
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.767
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     9.073
$iopadmap$helloworldfpga.a.O_DAT[0] (BIDIR_CELL)                                      0.000     9.073
$iopadmap$helloworldfpga.a.O_PAD_$out[0] (BIDIR_CELL)                                 9.809    18.882
out:a.outpad[0] (.output)                                                             0.000    18.882
data arrival time                                                                              18.882

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -18.882
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -18.882


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                                      0.000    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                       0.996    15.503
num_dffe_Q_EN_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                                                0.000    15.503
num_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                 1.437    16.941
num_dffe_Q.QEN[0] (Q_FRAG)                                                                                                                 0.000    16.941
data arrival time                                                                                                                                   16.941

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                           -0.591    -0.591
data required time                                                                                                                                  -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                  -0.591
data arrival time                                                                                                                                  -16.941
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -17.531


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                            0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.437    14.640
num_dffe_Q_EN_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    14.640
num_dffe_Q_EN_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    15.945
num_dffe_Q_EN_LUT4_O_I2_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                                                     0.000    15.945
num_dffe_Q_EN_LUT4_O_I2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                                      1.462    17.407
num_dff_Q_4.QD[0] (Q_FRAG)                                                                                                                 0.000    17.407
data arrival time                                                                                                                                   17.407

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
num_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                                0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -17.407
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -17.302


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O_1_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    15.813
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                                                          0.000    15.813
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                           1.549    17.362
num_dff_Q_6.QD[0] (Q_FRAG)                                                                                                                 0.000    17.362
data arrival time                                                                                                                                   17.362

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                                0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -17.362
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -17.257


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                            0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.437    14.640
num_dffe_Q_EN_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    14.640
num_dffe_Q_EN_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    15.945
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000    15.945
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305    17.250
num_dff_Q_5.QD[0] (Q_FRAG)                                                                                                                 0.000    17.250
data arrival time                                                                                                                                   17.250

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -17.250
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -17.145


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                                      0.000    14.508
num_dffe_Q_EN_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                       0.996    15.503
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                                                                     0.000    15.503
num_dffe_Q_EN_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                                                      1.437    16.941
num_dffe_Q.QD[0] (Q_FRAG)                                                                                                                  0.000    16.941
data arrival time                                                                                                                                   16.941

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.941
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.835


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                              0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.606    16.113
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                               0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                               0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.606    16.113
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                              0.000    16.113
data arrival time                                                                                                                                   16.113

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -16.113
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -16.008


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_13.t_frag.XSL[0] (T_FRAG)                                           0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                            1.462    15.970
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                              0.000    15.970
data arrival time                                                                                                                                   15.970

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.970
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.864


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I0_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                       0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                        1.305    15.813
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                           0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                            1.305    15.813
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                       0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                        1.305    15.813
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    15.813
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                           0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    15.813
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                       0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                        1.305    15.813
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    15.813
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                               0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                            1.701     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT3_O_5_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_4_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     7.587
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.308
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.613
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    10.614
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                  0.000    11.609
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.593    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                 0.000    13.202
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.305    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                           0.000    14.508
num_dffe_Q_EN_LUT4_O_I3_LUT2_O_I1_LUT4_O_I2_LUT4_O_I2_LUT2_I0_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                            1.305    15.813
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                              0.000    15.813
data arrival time                                                                                                                                   15.813

clock clk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                          0.000     0.000
cell setup time                                                                                                                            0.105     0.105
data required time                                                                                                                                   0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   0.105
data arrival time                                                                                                                                  -15.813
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -15.707


#End of timing report
