
*** Running vivado
    with args -log BD_bidirec_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_bidirec_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.340 ; gain = 0.023 ; free physical = 3623 ; free virtual = 22319
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_0
Command: synth_design -top BD_bidirec_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5300
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.109 ; gain = 375.770 ; free physical = 109 ; free virtual = 16913
Synthesis current peak Physical Memory [PSS] (MB): peak = 876.351; parent = 757.630; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2670.770; parent = 1700.078; children = 970.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_0/synth/BD_bidirec_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_0/synth/BD_bidirec_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1764.047 ; gain = 442.707 ; free physical = 1437 ; free virtual = 16987
Synthesis current peak Physical Memory [PSS] (MB): peak = 900.500; parent = 783.219; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2734.738; parent = 1764.047; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1781.859 ; gain = 460.520 ; free physical = 1405 ; free virtual = 16965
Synthesis current peak Physical Memory [PSS] (MB): peak = 900.500; parent = 783.219; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2752.551; parent = 1781.859; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1789.863 ; gain = 468.523 ; free physical = 1390 ; free virtual = 16955
Synthesis current peak Physical Memory [PSS] (MB): peak = 900.500; parent = 783.219; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2760.555; parent = 1789.863; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1795.801 ; gain = 474.461 ; free physical = 1363 ; free virtual = 16939
Synthesis current peak Physical Memory [PSS] (MB): peak = 900.500; parent = 783.219; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2766.492; parent = 1795.801; children = 970.691
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1924.020 ; gain = 602.680 ; free physical = 162 ; free virtual = 14539
Synthesis current peak Physical Memory [PSS] (MB): peak = 952.455; parent = 838.812; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.711; parent = 1924.020; children = 970.691
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1924.020 ; gain = 602.680 ; free physical = 107 ; free virtual = 14491
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.428; parent = 841.784; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.711; parent = 1924.020; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 118 ; free virtual = 14503
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 99 ; free virtual = 14467
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 96 ; free virtual = 14464
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 91 ; free virtual = 14455
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 86 ; free virtual = 14431
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 86 ; free virtual = 14410
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 99 ; free virtual = 14378
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 114 ; free virtual = 14317
Synthesis current peak Physical Memory [PSS] (MB): peak = 955.436; parent = 841.815; children = 126.594
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2902.719; parent = 1932.027; children = 970.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1932.027 ; gain = 610.688 ; free physical = 116 ; free virtual = 14327
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1932.035 ; gain = 610.688 ; free physical = 108 ; free virtual = 14327
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1932.035 ; gain = 0.000 ; free physical = 122 ; free virtual = 14249
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.684 ; gain = 0.000 ; free physical = 497 ; free virtual = 14321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4c20ccb
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 2014.684 ; gain = 693.344 ; free physical = 834 ; free virtual = 14830
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_0_synth_1/BD_bidirec_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2314.766 ; gain = 300.082 ; free physical = 119 ; free virtual = 10296
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_0_synth_1/BD_bidirec_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_0_0_utilization_synth.rpt -pb BD_bidirec_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:45:55 2026...
