// Seed: 3827080552
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1;
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  ;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_3 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  logic [id_1 : 1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
