Fitter report for logica_relogio
Tue May 28 18:52:49 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Shareable Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Tue May 28 18:52:49 2013        ;
; Quartus II Version    ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name         ; logica_relogio                               ;
; Top-level Entity Name ; logica_relogio                               ;
; Family                ; MAX7000S                                     ;
; Device                ; EPM7064STC100-7                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 30 / 64 ( 47 % )                             ;
; Total pins            ; 30 / 68 ( 44 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7064STC100-7 ;               ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/relogio/logica_relogio/logica_relogio.pin.


+------------------------------------------------------------------+
; Fitter Resource Usage Summary                                    ;
+-----------------------------------+------------------------------+
; Resource                          ; Usage                        ;
+-----------------------------------+------------------------------+
; Logic cells                       ; 30 / 64 ( 47 % )             ;
; Registers                         ; 24 / 64 ( 38 % )             ;
; Number of pterms used             ; 103                          ;
; User inserted logic elements      ; 0                            ;
; I/O pins                          ; 30 / 68 ( 44 % )             ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )               ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )               ;
; Global signals                    ; 2                            ;
; Shareable expanders               ; 5 / 64 ( 8 % )               ;
; Parallel expanders                ; 3 / 60 ( 5 % )               ;
; Cells using turbo bit             ; 30 / 64 ( 47 % )             ;
; Maximum fan-out node              ; clr                          ;
; Maximum fan-out                   ; 24                           ;
; Highest non-global fan-out signal ; lpm_counter:s4_rtl_2|dffs[2] ;
; Highest non-global fan-out        ; 20                           ;
; Total fan-out                     ; 434                          ;
; Average fan-out                   ; 6.68                         ;
+-----------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clk  ; 87    ; --       ; --  ; 24                    ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
; clr  ; 89    ; --       ; --  ; 24                    ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                               ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; s1[0] ; 30    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s1[1] ; 23    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s1[2] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s1[3] ; 17    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s2[0] ; 96    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s2[1] ; 19    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s2[2] ; 32    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s2[3] ; 25    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s3[0] ; 13    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s3[1] ; 36    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s3[2] ; 33    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s3[3] ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s4[0] ; 98    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s4[1] ; 100   ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s4[2] ; 10    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s4[3] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s5[0] ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s5[1] ; 93    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s5[2] ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s5[3] ; 94    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s6[0] ; 92    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s6[1] ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s6[2] ; 99    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; s6[3] ; 97    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ;            ;          ; NC             ;        ;              ;         ;                 ;
; 2        ;            ;          ; NC             ;        ;              ;         ;                 ;
; 3        ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 4        ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 5        ;            ;          ; NC             ;        ;              ;         ;                 ;
; 6        ; 14         ; --       ; s5[0]          ; output ; TTL          ;         ; N               ;
; 7        ;            ;          ; NC             ;        ;              ;         ;                 ;
; 8        ; 15         ; --       ; s5[2]          ; output ; TTL          ;         ; N               ;
; 9        ; 16         ; --       ; s6[1]          ; output ; TTL          ;         ; N               ;
; 10       ; 17         ; --       ; s4[2]          ; output ; TTL          ;         ; N               ;
; 11       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 12       ; 19         ; --       ; s3[3]          ; output ; TTL          ;         ; N               ;
; 13       ; 20         ; --       ; s3[0]          ; output ; TTL          ;         ; N               ;
; 14       ; 21         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 15       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 16       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 24         ; --       ; s1[3]          ; output ; TTL          ;         ; N               ;
; 18       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 19       ; 26         ; --       ; s2[1]          ; output ; TTL          ;         ; N               ;
; 20       ; 27         ; --       ; s1[2]          ; output ; TTL          ;         ; N               ;
; 21       ; 28         ; --       ; s4[3]          ; output ; TTL          ;         ; N               ;
; 22       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 23       ; 29         ; --       ; s1[1]          ; output ; TTL          ;         ; N               ;
; 24       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 25       ; 30         ; --       ; s2[3]          ; output ; TTL          ;         ; N               ;
; 26       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 27       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 28       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 29       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 33         ; --       ; s1[0]          ; output ; TTL          ;         ; N               ;
; 31       ; 34         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 35         ; --       ; s2[2]          ; output ; TTL          ;         ; N               ;
; 33       ; 36         ; --       ; s3[2]          ; output ; TTL          ;         ; N               ;
; 34       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 35       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 36       ; 39         ; --       ; s3[1]          ; output ; TTL          ;         ; N               ;
; 37       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 39       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 40       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 43       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 44       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 48         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 49         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 48       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 50       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 51       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 52       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 54       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 71       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 72       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 73       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 74       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 75       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 78       ;            ;          ; NC             ;        ;              ;         ;                 ;
; 79       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 83       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 84       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 85       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 86       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 87       ; 82         ; --       ; clk            ; input  ; TTL          ;         ; N               ;
; 88       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
; 89       ; 0          ; --       ; clr            ; input  ; TTL          ;         ; N               ;
; 90       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 91       ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 92       ; 3          ; --       ; s6[0]          ; output ; TTL          ;         ; N               ;
; 93       ; 4          ; --       ; s5[1]          ; output ; TTL          ;         ; N               ;
; 94       ; 5          ; --       ; s5[3]          ; output ; TTL          ;         ; N               ;
; 95       ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 96       ; 7          ; --       ; s2[0]          ; output ; TTL          ;         ; N               ;
; 97       ; 8          ; --       ; s6[3]          ; output ; TTL          ;         ; N               ;
; 98       ; 9          ; --       ; s4[0]          ; output ; TTL          ;         ; N               ;
; 99       ; 10         ; --       ; s6[2]          ; output ; TTL          ;         ; N               ;
; 100      ; 11         ; --       ; s4[1]          ; output ; TTL          ;         ; N               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clk  ; 87    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; clr  ; 89    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                ;
+----------------------------+------------+------+--------------------------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name                  ; Library Name ;
+----------------------------+------------+------+--------------------------------------+--------------+
; |logica_relogio            ; 30         ; 30   ; |logica_relogio                      ; work         ;
;    |lpm_counter:s2_rtl_4|  ; 4          ; 0    ; |logica_relogio|lpm_counter:s2_rtl_4 ; work         ;
;    |lpm_counter:s3_rtl_3|  ; 7          ; 0    ; |logica_relogio|lpm_counter:s3_rtl_3 ; work         ;
;    |lpm_counter:s4_rtl_2|  ; 6          ; 0    ; |logica_relogio|lpm_counter:s4_rtl_2 ; work         ;
;    |lpm_counter:s5_rtl_1|  ; 4          ; 0    ; |logica_relogio|lpm_counter:s5_rtl_1 ; work         ;
;    |lpm_counter:s6_rtl_0|  ; 5          ; 0    ; |logica_relogio|lpm_counter:s6_rtl_0 ; work         ;
+----------------------------+------------+------+--------------------------------------+--------------+


+---------------------------------------------------------------------------------------------+
; Control Signals                                                                             ;
+------+----------+---------+--------------+--------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------+----------+---------+--------------+--------+----------------------+------------------+
; clk  ; PIN_87   ; 24      ; Clock        ; yes    ; On                   ; --               ;
; clr  ; PIN_89   ; 24      ; Async. clear ; yes    ; On                   ; --               ;
+------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_87   ; 24      ; On                   ; --               ;
; clr  ; PIN_89   ; 24      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+-------------------------------------------+
; Non-Global High Fan-Out Signals           ;
+---------------------------------+---------+
; Name                            ; Fan-Out ;
+---------------------------------+---------+
; lpm_counter:s4_rtl_2|dffs[3]    ; 20      ;
; lpm_counter:s4_rtl_2|dffs[2]    ; 20      ;
; lpm_counter:s4_rtl_2|dffs[1]    ; 19      ;
; lpm_counter:s4_rtl_2|dffs[0]    ; 18      ;
; lpm_counter:s3_rtl_3|dffs[1]    ; 17      ;
; s1[2]~reg0                      ; 16      ;
; s1[1]~reg0                      ; 16      ;
; s1[0]~reg0                      ; 16      ;
; lpm_counter:s2_rtl_4|dffs[3]    ; 16      ;
; lpm_counter:s2_rtl_4|dffs[2]    ; 16      ;
; lpm_counter:s2_rtl_4|dffs[1]    ; 16      ;
; lpm_counter:s3_rtl_3|dffs[2]    ; 16      ;
; lpm_counter:s3_rtl_3|dffs[0]    ; 16      ;
; lpm_counter:s6_rtl_0|dffs[0]    ; 15      ;
; s1[3]~reg0                      ; 15      ;
; lpm_counter:s2_rtl_4|dffs[0]    ; 15      ;
; lpm_counter:s3_rtl_3|dffs[3]    ; 15      ;
; lpm_counter:s6_rtl_0|dffs[1]    ; 14      ;
; lpm_counter:s6_rtl_0|dffs[2]    ; 13      ;
; lpm_counter:s6_rtl_0|dffs[3]    ; 12      ;
; lpm_counter:s6_rtl_0|dffs[0]~8  ; 11      ;
; lpm_counter:s5_rtl_1|dffs[0]    ; 10      ;
; lpm_counter:s5_rtl_1|dffs[3]    ; 9       ;
; lpm_counter:s5_rtl_1|dffs[2]    ; 9       ;
; lpm_counter:s5_rtl_1|dffs[1]    ; 9       ;
; Equal0~2sexp                    ; 5       ;
; process_0~9sexp                 ; 4       ;
; lpm_counter:s3_rtl_3|dffs[2]~38 ; 1       ;
; lpm_counter:s3_rtl_3|dffs[1]~34 ; 1       ;
; lpm_counter:s3_rtl_3|dffs[0]~29 ; 1       ;
; lpm_counter:s2_rtl_4|dffs[0]~7  ; 1       ;
; lpm_counter:s2_rtl_4|dffs[0]~6  ; 1       ;
; lpm_counter:s2_rtl_4|dffs[0]~5  ; 1       ;
; lpm_counter:s4_rtl_2|dffs[0]~26 ; 1       ;
; lpm_counter:s4_rtl_2|_~7        ; 1       ;
+---------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 43 / 144 ( 30 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 7.50) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 1                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 3                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 1.25) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 3                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC5        ; clk, clr, lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, Equal0~2sexp                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:s6_rtl_0|dffs[1], s6[1], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, Equal0~2sexp, lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s5_rtl_1|dffs[1], process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                  ;
;  A  ; LC2        ; clk, clr, lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[1]                                                                                                                                                                                                                                                                 ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], s3[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29                                                                                                                           ;
;  A  ; LC10       ; clk, clr, lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[0]~8, Equal0~2sexp                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[2], s6[2], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, Equal0~2sexp, lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s5_rtl_1|dffs[1], process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                ;
;  A  ; LC12       ; clk, clr, lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s6_rtl_0|dffs[3], Equal0~2sexp                                                                                                                                                                                                                                                                                                                                                                            ; lpm_counter:s6_rtl_0|dffs[3], s6[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, Equal0~2sexp, lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s5_rtl_1|dffs[1], process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                              ;
;  A  ; LC3        ; clk, clr, lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[3]                                                                                                                                                                                                                                                                  ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[3], s3[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                            ;
;  A  ; LC7        ; clk, clr, lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, Equal0~2sexp, lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                              ; lpm_counter:s5_rtl_1|dffs[0], s5[0], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC15       ; clk, clr, lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s5_rtl_1|dffs[2], Equal0~2sexp, lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0]                                                                                                                                                                                                                                                    ; lpm_counter:s5_rtl_1|dffs[1], s5[1], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC6        ; clk, clr, lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s5_rtl_1|dffs[2], process_0~9sexp, lpm_counter:s5_rtl_1|dffs[3]                                                                                                                                                                                                                                                 ; lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[2], s5[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC14       ; clk, clr, lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s5_rtl_1|dffs[3], process_0~9sexp                                                                                                                                                                                                                                                 ; lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[3], s5[3], lpm_counter:s4_rtl_2|_~7, process_0~9sexp, lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC11       ; clk, clr, lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], process_0~9sexp, lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0] ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], s4[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|_~7, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s4_rtl_2|dffs[3]                                                                      ;
;  A  ; LC9        ; clk, clr, lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], process_0~9sexp, lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0] ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], s4[1], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|_~7, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s4_rtl_2|dffs[3]                                     ;
;  A  ; LC4        ; clk, clr, lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0]                                                                                                                                                                        ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2], s4[2], lpm_counter:s4_rtl_2|_~7, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s4_rtl_2|dffs[3]    ;
;  A  ; LC8        ; lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                                                    ; lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC13       ; clk, clr, lpm_counter:s2_rtl_4|dffs[0]~5, s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s2_rtl_4|dffs[0]~7                                                                                                                    ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0], s2[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                                                             ;
;  A  ; LC16       ; clk, clr, lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s6_rtl_0|dffs[0], s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0]                                                                                            ; lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|_~7, lpm_counter:s6_rtl_0|dffs[0], s6[0], Equal0~2sexp, lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s5_rtl_1|dffs[1], process_0~9sexp, lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                    ;
;  A  ; LC1        ; lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0]                                                                                                                                                                                                                                                            ; lpm_counter:s3_rtl_3|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC22       ; lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0]                                                                                                                                    ; lpm_counter:s6_rtl_0|dffs[1], lpm_counter:s6_rtl_0|dffs[2], lpm_counter:s6_rtl_0|dffs[3], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s5_rtl_1|dffs[0], lpm_counter:s5_rtl_1|dffs[1], lpm_counter:s5_rtl_1|dffs[2], lpm_counter:s5_rtl_1|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                    ;
;  B  ; LC18       ; clk, clr, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                 ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], s3[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                          ;
;  B  ; LC20       ; clk, clr, lpm_counter:s3_rtl_3|dffs[2]~38, lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                                                                                                                                                               ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], s3[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                           ;
;  B  ; LC31       ; lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0]                                                                                                                                    ; lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC27       ; clk, clr, lpm_counter:s4_rtl_2|_~7, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0]                                                                                                                                                                                                                                                                                                                                 ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|_~7, lpm_counter:s4_rtl_2|dffs[0]~26, s4[3], lpm_counter:s2_rtl_4|dffs[0]~5, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38, lpm_counter:s4_rtl_2|dffs[3] ;
;  B  ; LC29       ; clk, clr, s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0], lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1]                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0]~7, lpm_counter:s2_rtl_4|dffs[1], s2[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                           ;
;  B  ; LC21       ; clk, clr, s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0]                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0]~7, lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], s2[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                           ;
;  B  ; LC25       ; clk, clr, s1[0]~reg0, lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[3], s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2], lpm_counter:s3_rtl_3|dffs[3], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[1], lpm_counter:s4_rtl_2|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[0]                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0]~7, lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s2[3], s1[0]~reg0, s1[1]~reg0, s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                           ;
;  B  ; LC23       ; clk, clr, s1[3]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], s1[2]~reg0, s1[1]~reg0, s1[0]~reg0                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[0], s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                             ;
;  B  ; LC26       ; clk, clr, s1[3]~reg0, s1[2]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[0], s1[0]~reg0, lpm_counter:s2_rtl_4|dffs[1], s1[1]~reg0                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[1], s1[2]~reg0, s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                             ;
;  B  ; LC28       ; clk, clr, s1[1]~reg0, s1[0]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], s1[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[2]~reg0, s1[2], s1[3]~reg0, lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                             ;
;  B  ; LC30       ; clk, clr, s1[2]~reg0, s1[1]~reg0, s1[0]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], s1[3]~reg0                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:s6_rtl_0|dffs[0]~8, lpm_counter:s4_rtl_2|dffs[0]~26, lpm_counter:s2_rtl_4|dffs[0]~6, lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[3], s1[0]~reg0, s1[1]~reg0, s1[3]~reg0, s1[3], lpm_counter:s6_rtl_0|dffs[0], lpm_counter:s3_rtl_3|dffs[0]~29, lpm_counter:s3_rtl_3|dffs[1]~34, lpm_counter:s3_rtl_3|dffs[2]~38                                                                                                                                                                                                         ;
;  B  ; LC17       ; s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s4_rtl_2|dffs[3], lpm_counter:s4_rtl_2|dffs[2]                                                                                                                                                                                                                                                                                          ; lpm_counter:s3_rtl_3|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC19       ; s1[0]~reg0, s1[3]~reg0, s1[2]~reg0, s1[1]~reg0, lpm_counter:s2_rtl_4|dffs[3], lpm_counter:s2_rtl_4|dffs[2], lpm_counter:s2_rtl_4|dffs[1], lpm_counter:s2_rtl_4|dffs[0], lpm_counter:s3_rtl_3|dffs[1], lpm_counter:s3_rtl_3|dffs[2], lpm_counter:s4_rtl_2|dffs[3]                                                                                                                                                                                                                                                                                          ; lpm_counter:s3_rtl_3|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 28 18:52:49 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off logica_relogio -c logica_relogio
Info: Selected device EPM7064STC100-7 for design "logica_relogio"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Tue May 28 18:52:49 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


