// Seed: 957788616
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output logic id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14,
    input tri1 id_15,
    output supply1 id_16
);
  tri0 id_18 = id_4;
  wire id_19;
  assign id_16 = id_9;
  initial begin
    id_10 <= 1 > id_18;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  logic id_3,
    output logic id_4
);
  always @(posedge 1 == "") begin
    id_4 <= id_3;
  end
  module_0(
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
