Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 16 22:10:25 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.795        0.000                      0                 4499        0.187        0.000                      0                 4499        4.500        0.000                       0                  1541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.795        0.000                      0                 4498        0.187        0.000                      0                 4498        9.500        0.000                       0                  1539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.501ns  (logic 3.761ns (20.328%)  route 14.740ns (79.672%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    26.644    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X17Y108        FDRE (Setup_fdre_C_R)       -0.631    27.439    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.439    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.501ns  (logic 3.761ns (20.328%)  route 14.740ns (79.672%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    26.644    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X17Y108        FDRE (Setup_fdre_C_R)       -0.631    27.439    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.439    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.501ns  (logic 3.761ns (20.328%)  route 14.740ns (79.672%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    26.644    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X17Y108        FDRE (Setup_fdre_C_R)       -0.631    27.439    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.439    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.501ns  (logic 3.761ns (20.328%)  route 14.740ns (79.672%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    26.644    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613    27.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X17Y108        FDRE (Setup_fdre_C_R)       -0.631    27.439    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.439    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 3.761ns (20.332%)  route 14.737ns (79.668%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    26.641    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y109        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 3.761ns (20.332%)  route 14.737ns (79.668%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    26.641    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y109        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 3.761ns (20.332%)  route 14.737ns (79.668%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    26.641    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y109        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 3.761ns (20.332%)  route 14.737ns (79.668%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    26.641    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y109        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.761ns (20.488%)  route 14.596ns (79.512%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.550    26.500    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y110        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.500    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/write_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.761ns (20.488%)  route 14.596ns (79.512%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.737     8.143    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/write_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 f  rvsteel_soc_instance/uart_instance/write_response_reg/Q
                         net (fo=3, routed)           1.014     9.674    rvsteel_soc_instance/system_bus_instance/device1_write_response
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.150     9.824 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.469    10.294    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y112         LUT4 (Prop_lut4_I2_O)        0.328    10.622 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.599    11.221    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.116    11.337 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.863    12.200    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X24Y114        LUT6 (Prop_lut6_I3_O)        0.328    12.528 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.713    14.241    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X31Y134        MUXF7 (Prop_muxf7_S_O)       0.276    14.517 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5/O
                         net (fo=1, routed)           0.991    15.509    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[21]_i_2/O
                         net (fo=19, routed)          1.512    17.319    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_11
    SLICE_X22Y119        LUT4 (Prop_lut4_I0_O)        0.124    17.443 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    17.443    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_14_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.743    18.699    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.823 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.348    19.170    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.294 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.112    20.407    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X11Y114        LUT6 (Prop_lut6_I4_O)        0.124    20.531 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.199    20.730    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    20.854 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.070    21.924    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124    22.048 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           1.084    23.131    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.124    23.255 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.600    23.855    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.124    23.979 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.976    24.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.124    25.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    25.832    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    25.950 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.550    26.500    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612    27.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X17Y110        FDRE (Setup_fdre_C_R)       -0.631    27.438    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -26.500    
  -------------------------------------------------------------------
                         slack                                  0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.925%)  route 0.161ns (46.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.665     2.591    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[27]/Q
                         net (fo=4, routed)           0.161     2.893    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][26]
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.048     2.941 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.941    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[25]
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.935     3.444    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]/C
                         clock pessimism             -0.822     2.623    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.131     2.754    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/Q
                         net (fo=8, routed)           0.144     2.856    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]
    SLICE_X12Y108        LUT5 (Prop_lut5_I2_O)        0.045     2.901 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.901    rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/C
                         clock pessimism             -0.845     2.584    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.120     2.704    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.642     2.568    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y113        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[4]/Q
                         net (fo=3, routed)           0.130     2.839    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[4]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.884 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[5]_i_1/O
                         net (fo=1, routed)           0.000     2.884    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[5]
    SLICE_X13Y112        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.916     3.425    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y112        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/C
                         clock pessimism             -0.842     2.584    
    SLICE_X13Y112        FDRE (Hold_fdre_C_D)         0.092     2.676    rvsteel_soc_instance/uart_instance/tx_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.164     2.735 r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.105     2.840    rvsteel_soc_instance/uart_instance/rx_register_reg_n_0_[0]
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.845     2.584    
    SLICE_X13Y109        FDRE (Hold_fdre_C_D)         0.046     2.630    rvsteel_soc_instance/uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.667     2.593    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/Q
                         net (fo=2, routed)           0.122     2.856    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[13]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.045     2.901 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.901    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[13]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.939     3.448    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/C
                         clock pessimism             -0.856     2.593    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     2.685    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.670     2.596    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     2.737 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/Q
                         net (fo=2, routed)           0.123     2.859    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[12]
    SLICE_X3Y116         LUT4 (Prop_lut4_I0_O)        0.045     2.904 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.904    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[12]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.943     3.452    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]/C
                         clock pessimism             -0.857     2.596    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.092     2.688    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.387%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.642     2.568    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164     2.732 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/Q
                         net (fo=1, routed)           0.137     2.869    rvsteel_soc_instance/system_bus_instance/prev_instruction_reg[31]_0[28]
    SLICE_X10Y115        LUT6 (Prop_lut6_I4_O)        0.045     2.914 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_1/O
                         net (fo=54, routed)          0.000     2.914    rvsteel_soc_instance/rvsteel_core_instance/instruction_funct7[6]
    SLICE_X10Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.915     3.424    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]/C
                         clock pessimism             -0.857     2.568    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.121     2.689    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.185%)  route 0.164ns (46.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.662     2.588    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/Q
                         net (fo=4, routed)           0.164     2.893    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][17]
    SLICE_X7Y124         LUT6 (Prop_lut6_I3_O)        0.045     2.938 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[18]_i_1/O
                         net (fo=1, routed)           0.000     2.938    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]_0
    SLICE_X7Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.932     3.441    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/C
                         clock pessimism             -0.822     2.620    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.091     2.711    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.755%)  route 0.136ns (42.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.642     2.568    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y114        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/Q
                         net (fo=3, routed)           0.136     2.845    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[5]
    SLICE_X13Y114        LUT4 (Prop_lut4_I0_O)        0.045     2.890 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.890    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[5]_i_1_n_0
    SLICE_X13Y114        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.915     3.424    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y114        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]/C
                         clock pessimism             -0.857     2.568    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092     2.660    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.644     2.570    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     2.711 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/Q
                         net (fo=1, routed)           0.156     2.867    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[31]
    SLICE_X11Y110        LUT4 (Prop_lut4_I0_O)        0.042     2.909 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[31]_i_1/O
                         net (fo=2, routed)           0.000     2.909    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[31]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]/C
                         clock pessimism             -0.859     2.570    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.101     2.671    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y111   rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y112   rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y113   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y114  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y111   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111   rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111   rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112   rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112   rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y111   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y111   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111   rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111   rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112   rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112   rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y111   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y111   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.840    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.964    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.078    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.123    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.977ns (65.185%)  route 2.124ns (34.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.738     8.144    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.456     8.600 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.124    10.724    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.245 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.245    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.363ns (70.983%)  route 0.557ns (29.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.644     2.570    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141     2.711 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.557     3.268    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.490 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.490    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1777 Endpoints
Min Delay          1777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.758ns  (logic 2.081ns (16.310%)  route 10.677ns (83.690%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    12.758    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.758ns  (logic 2.081ns (16.310%)  route 10.677ns (83.690%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    12.758    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.758ns  (logic 2.081ns (16.310%)  route 10.677ns (83.690%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    12.758    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.758ns  (logic 2.081ns (16.310%)  route 10.677ns (83.690%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.694    12.758    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 2.081ns (16.315%)  route 10.674ns (83.685%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    12.755    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612     7.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 2.081ns (16.315%)  route 10.674ns (83.685%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    12.755    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612     7.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 2.081ns (16.315%)  route 10.674ns (83.685%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    12.755    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612     7.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 2.081ns (16.315%)  route 10.674ns (83.685%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.691    12.755    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.612     7.542    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X17Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.682ns  (logic 2.081ns (16.407%)  route 10.602ns (83.593%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.619    12.682    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.682ns  (logic 2.081ns (16.407%)  route 10.602ns (83.593%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=33, routed)          2.615     4.081    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.124     4.205 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        4.914     9.119    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1/O
                         net (fo=57, routed)          0.923    10.165    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[31]_i_1_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.289 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.779    11.069    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.753    11.945    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.118    12.063 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.619    12.682    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.613     7.543    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.280ns (31.063%)  route 0.621ns (68.937%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.621     0.856    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1/O
                         net (fo=2, routed)           0.000     0.901    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.937     3.446    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X1Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.306ns (31.907%)  route 0.653ns (68.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.653     0.959    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X10Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.280ns (28.414%)  route 0.705ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.705     0.940    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.985 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1/O
                         net (fo=2, routed)           0.000     0.985    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.937     3.446    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X1Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.280ns (28.188%)  route 0.713ns (71.812%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.713     0.948    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.993 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1/O
                         net (fo=2, routed)           0.000     0.993    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.937     3.446    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.280ns (26.152%)  route 0.790ns (73.848%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.790     1.025    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.070 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[23]_i_1/O
                         net (fo=2, routed)           0.000     1.070    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[23]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.934     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X1Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.280ns (25.360%)  route 0.824ns (74.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.824     1.058    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[16]_i_1/O
                         net (fo=2, routed)           0.000     1.103    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[16]_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.937     3.446    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.325ns (28.427%)  route 0.818ns (71.573%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.621     0.856    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1/O
                         net (fo=2, routed)           0.197     1.098    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I2_O)        0.045     1.143 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[30]_i_1/O
                         net (fo=2, routed)           0.000     1.143    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[30]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.934     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X1Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.280ns (24.285%)  route 0.872ns (75.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.689     0.924    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.969 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.183     1.152    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.937     3.446    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.280ns (24.063%)  route 0.883ns (75.937%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.683     0.918    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X3Y126         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.200     1.163    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.935     3.444    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.280ns (23.890%)  route 0.891ns (76.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.891     1.126    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.045     1.171 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1/O
                         net (fo=2, routed)           0.000     1.171    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.938     3.447    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y121         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/C





