==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_1d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:79:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_2d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:80:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:32:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:32:69)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/model_test.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.17 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.53 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 42,070 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_conv_npart10/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,705 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_conv_npart10/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,751 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_conv_npart10/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,863 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_conv_npart10/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_latency.h:55:25)
INFO: [HLS 214-291] Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:41:9)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:48:13)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:52:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:62:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:69:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:72:17)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv2d_latency.h:80:13)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41:9) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_latency.h:19:12)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_99' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_98' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_97' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_96' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_95' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_94' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_93' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_92' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_91' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_90' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_89' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_88' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_87' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_86' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_85' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_84' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_83' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_82' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_81' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_80' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_79' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_78' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_77' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_76' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_75' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_74' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_73' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_72' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_71' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_70' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_69' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_68' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_67' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_66' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_65' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_64' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_63' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_62' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_61' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_60' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_59' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_58' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_57' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_56' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_55' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_54' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_53' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_52' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_51' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_50' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_49' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_48' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_47' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_46' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_45' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_44' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_43' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_42' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_41' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_40' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_39' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_38' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_37' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_36' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_35' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_34' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_33' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_32' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_31' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_30' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_29' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_28' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_27' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_26' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_25' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_24' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_23' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_22' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_21' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_20' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_19' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_18' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_17' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_16' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_15' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_14' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_13' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_12' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_11' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_10' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_9' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_8' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_7' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_6' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_5' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_4' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_3' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_2' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_1' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_out_0' with compact=bit mode in 25-bits (firmware/model_test.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'nnet::fill_buffer_2<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, config2>::fill_buffer(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [9], unsigned int)' to improve effectiveness of pipeline pragma in function 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_latency.h:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.55 seconds. CPU system time: 0.62 seconds. Elapsed time: 27.81 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.473 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:32:1), detected/extracted 1 process function(s): 
	 'nnet::conv_2d_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:19:5)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.489 GB.
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:35) in function 'conv_2d_cl<ap_fixed<12, 4, 0, 0, 0>, ap_fixed<25, 10, 5, 3, 0>, config2>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<ap_fixed<12, 4, 0, 0, 0>, ap_fixed<25, 10, 5, 3, 0>, config2>' to 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'PartitionLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s' pipeline 'PartitionLoop' pipeline type 'rewind pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'PartitionLoop' in module 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s'. Estimated max control fanout for pipeline is 9330.
INFO: [RTGEN 206-100] Generating core module 'mul_12s_5s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.13 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.598 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 231.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.55 seconds. CPU system time: 1.57 seconds. Elapsed time: 62.01 seconds; current allocated memory: 152.496 MB.
