--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Schematic.twx Schematic.ncd -o Schematic.twr Schematic.pcf
-ucf ucf.ucf

Design file:              Schematic.ncd
Physical constraint file: Schematic.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.535ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_12/Q (SLICE_X18Y42.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q2 (FF)
  Destination:          XLXI_12/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.491ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q2 to XLXI_12/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CMUX    Tshcko                0.461   XLXN_15
                                                       XLXI_1/Q2
    SLICE_X19Y42.D3      net (fanout=3)        0.334   XLXN_18
    SLICE_X19Y42.D       Tilo                  0.259   XLXN_15
                                                       XLXI_4
    SLICE_X18Y42.B3      net (fanout=1)        0.325   XLXN_24
    SLICE_X18Y42.B       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_10
    SLICE_X18Y42.A5      net (fanout=1)        0.169   XLXN_26
    SLICE_X18Y42.A       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_6
    SLICE_X18Y42.CE      net (fanout=1)        0.219   XLXN_31
    SLICE_X18Y42.CLK     Tceck                 0.314   OUTPUT_1_OBUF
                                                       XLXI_12/Q
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (1.444ns logic, 1.047ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q1 (FF)
  Destination:          XLXI_12/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q1 to XLXI_12/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.391   XLXN_15
                                                       XLXI_1/Q1
    SLICE_X18Y42.B4      net (fanout=4)        0.890   XLXN_2
    SLICE_X18Y42.B       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_10
    SLICE_X18Y42.A5      net (fanout=1)        0.169   XLXN_26
    SLICE_X18Y42.A       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_6
    SLICE_X18Y42.CE      net (fanout=1)        0.219   XLXN_31
    SLICE_X18Y42.CLK     Tceck                 0.314   OUTPUT_1_OBUF
                                                       XLXI_12/Q
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.115ns logic, 1.278ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q3 (FF)
  Destination:          XLXI_12/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.377ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q3 to XLXI_12/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   XLXN_15
                                                       XLXI_1/Q3
    SLICE_X18Y42.D5      net (fanout=3)        0.217   XLXN_15
    SLICE_X18Y42.D       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_9
    SLICE_X18Y42.B1      net (fanout=1)        0.452   XLXN_25
    SLICE_X18Y42.B       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_10
    SLICE_X18Y42.A5      net (fanout=1)        0.169   XLXN_26
    SLICE_X18Y42.A       Tilo                  0.205   OUTPUT_1_OBUF
                                                       XLXI_6
    SLICE_X18Y42.CE      net (fanout=1)        0.219   XLXN_31
    SLICE_X18Y42.CLK     Tceck                 0.314   OUTPUT_1_OBUF
                                                       XLXI_12/Q
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (1.320ns logic, 1.057ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q3 (SLICE_X19Y42.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q1 (FF)
  Destination:          XLXI_1/Q3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q1 to XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.391   XLXN_15
                                                       XLXI_1/Q1
    SLICE_X19Y42.C1      net (fanout=4)        0.601   XLXN_2
    SLICE_X19Y42.CLK     Tas                   0.322   XLXN_15
                                                       XLXI_1/Q3_GND_2_o_add_0_OUT<3>1
                                                       XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.713ns logic, 0.601ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q3 (SLICE_X19Y42.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q2 (FF)
  Destination:          XLXI_1/Q3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q2 to XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CMUX    Tshcko                0.461   XLXN_15
                                                       XLXI_1/Q2
    SLICE_X19Y42.C2      net (fanout=3)        0.445   XLXN_18
    SLICE_X19Y42.CLK     Tas                   0.322   XLXN_15
                                                       XLXI_1/Q3_GND_2_o_add_0_OUT<3>1
                                                       XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.783ns logic, 0.445ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q0 (SLICE_X19Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q0 (FF)
  Destination:          XLXI_1/Q0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 10.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q0 to XLXI_1/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.198   XLXN_15
                                                       XLXI_1/Q0
    SLICE_X19Y42.A6      net (fanout=5)        0.041   XLXN_1
    SLICE_X19Y42.CLK     Tah         (-Th)    -0.215   XLXN_15
                                                       XLXI_1/Madd_Q3_GND_2_o_add_0_OUT_xor<0>11_INV_0
                                                       XLXI_1/Q0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.413ns logic, 0.041ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/Q (SLICE_X18Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/Q (FF)
  Destination:          XLXI_12/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 10.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_12/Q to XLXI_12/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.200   OUTPUT_1_OBUF
                                                       XLXI_12/Q
    SLICE_X18Y42.C5      net (fanout=2)        0.069   OUTPUT_1_OBUF
    SLICE_X18Y42.CLK     Tah         (-Th)    -0.190   OUTPUT_1_OBUF
                                                       XLXI_12/Mmux_Q_Q_MUX_7_o11_INV_0
                                                       XLXI_12/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.390ns logic, 0.069ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q3 (SLICE_X19Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q3 (FF)
  Destination:          XLXI_1/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 10.000ns
  Destination Clock:    Clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q3 to XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.198   XLXN_15
                                                       XLXI_1/Q3
    SLICE_X19Y42.C5      net (fanout=3)        0.063   XLXN_15
    SLICE_X19Y42.CLK     Tah         (-Th)    -0.215   XLXN_15
                                                       XLXI_1/Q3_GND_2_o_add_0_OUT<3>1
                                                       XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.413ns logic, 0.063ns route)
                                                       (86.8% logic, 13.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Clock_BUFGP/BUFG/I0
  Logical resource: Clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: OUTPUT_1_OBUF/CLK
  Logical resource: XLXI_12/Q/CK
  Location pin: SLICE_X18Y42.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: XLXN_15/CLK
  Logical resource: XLXI_1/Q0/CK
  Location pin: SLICE_X19Y42.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.535|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19 paths, 0 nets, and 23 connections

Design statistics:
   Minimum period:   2.535ns{1}   (Maximum frequency: 394.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 10 00:51:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



