;------------------------------------------------------------------------
;                                                                       |
;                                                                       |
;                                                                       |
;   DESCRIPTION :define the sfr register. (for Assembler language)      |
;                                                                       |
;                                                                       |
;   This file is generated by Renesas Project Generator.                |
;                                                                       |
;------------------------------------------------------------------------
;************************************************************************************************
;*                                                                                              *
;* file name    : definition of M16C/29's SFR                                                   *
;*                                                                                              *
;* Copyright (C) 2005 (2010) Renesas Electronics Corporation.                                   *
;* and Renesas Solutions Corporation. All rights reserved.                                      *
;*                                                                                              *
;* Version      : 1.00 ( 2005-05-09 )                                                           *
;* Version      : 1.01 ( 2005-06-09 )                                                           *
;*                cclkr register                                                                *
;*                bit0-3 cclk0 => cclkr                                                         *
;*                                                                                              *
;************************************************************************************************
;
;  note:
;	This data is a freeware that SFR for M16C/29 is describeed.
;	Renesas Electronics Corporation and Renesas Solutions Corporation assumes
;	no responsibility for any damage that occurred by this data.
;
;-------------------------------------------------------
;	Processor mode register 0
;-------------------------------------------------------
pm0			.equ		0004h
;
pm03		.btequ		3,pm0		; Software reset bit
;
;-------------------------------------------------------
;	Processor mode register 1
;-------------------------------------------------------
pm1			.equ		0005h
;
pm10		.btequ		0,pm1		; Flash data block access bit
pm12		.btequ		2,pm1		; Watchdog timer function select bit
pm17		.btequ		7,pm1		; Wait bit
;
;-------------------------------------------------------
;	System clock control register 0
;-------------------------------------------------------
cm0			.equ		0006h
;
cm00		.btequ		0,cm0		; Clock output function select bit
cm01		.btequ		1,cm0		; Clock output function select bit
cm02		.btequ		2,cm0		; Wait Mode peripheral function Clock stop bit
cm03		.btequ		3,cm0		; Xcin-Xcout drive capacity select bit
cm04		.btequ		4,cm0		; Port Xc select bit
cm05		.btequ		5,cm0		; Main Clock stop bit
cm06		.btequ		6,cm0		; Main Clock division select bit 0
cm07		.btequ		7,cm0		; System clock select bit
;
;-------------------------------------------------------
;	System clock control register 1
;-------------------------------------------------------
cm1			.equ		0007h
;
cm10		.btequ		0,cm1		; All clock stop control bit
cm11		.btequ		1,cm1		; System clock select bit 1
cm15		.btequ		5,cm1		; Xin-Xout drive capacity select bit
cm16		.btequ		6,cm1		; Main Clock division select bit
cm17		.btequ		7,cm1		; Main Clock division select bit
;
;-------------------------------------------------------
;	Address match interrupt enable register
;-------------------------------------------------------
aier		.equ		0009h
;
aier0		.btequ		0,aier		; Address match interrupt 0 enable bit
aier1		.btequ		1,aier		; Address match interrupt 1 enable bit
;
;-------------------------------------------------------
;	Protect register
;-------------------------------------------------------
prcr		.equ		000ah
;
prc0		.btequ		0,prcr		; Enable write to CM0,CM1,CM2,ROCR,PLC0 and PCLKR registers
prc1		.btequ		1,prcr		; Enable write to PM0,PM1,PM2,TB2SC,INVC0 and INVC1 registers
prc2		.btequ		2,prcr		; Enable write to PD9,PACR and S4C registers
prc3		.btequ		3,prcr		; Enable write to VCR2 and D4INT registers
;
;-------------------------------------------------------
;	Oscillation steop detection register
;-------------------------------------------------------
cm2			.equ		000ch
;
cm20		.btequ		0,cm2		; Oscillation stop,reoscillation detection bit
cm21		.btequ		1,cm2		; System clock select bit 2
cm22		.btequ		2,cm2		; Oscillation stop,reoscillation detection flag
cm23		.btequ		3,cm2		; Xin monitor flag
cm27		.btequ		7,cm2		; Operation select bit
;
;-------------------------------------------------------
;	Watchdog timer
;-------------------------------------------------------
wdts		.equ		000eh		; Watchdog timer start register
;
wdc			.equ		000fh		; Watchdog timer control register
;
wdc7		.btequ		7,wdc		; Prescaler select bit
;
;-------------------------------------------------------
;	Address match interrupt register 0
;-------------------------------------------------------
rmad0		.equ		0010h
rmad0l		.equ		rmad0		; Address match interrupt register 0L
rmad0m		.equ		rmad0+1		; Address match interrupt register 0M
rmad0h		.equ		rmad0+2		; Address match interrupt register 0H
;
;-------------------------------------------------------
;	Address match interrupt register 1
;-------------------------------------------------------
rmad1		.equ		0014h
rmad1l		.equ		rmad1		; Address match interrupt register 1L
rmad1m		.equ		rmad1+1		; Address match interrupt register 1M
rmad1h		.equ		rmad1+2		; Address match interrupt register 1H
;
;-------------------------------------------------------
;	Voltage detection register 1
;-------------------------------------------------------
vcr1		.equ		0019h
;
vc13		.btequ		3,vcr1		; Voltage down monitor flag
;
;-------------------------------------------------------
;	Voltage detection register 2
;-------------------------------------------------------
vcr2		.equ		001ah
;
vc26		.btequ		6,vcr2		; Reset level monitor bit
vc27		.btequ		7,vcr2		; Voltage down monitor bit
;
;-------------------------------------------------------
;	PLL control register 0
;-------------------------------------------------------
plc0		.equ		001ch
;
plc00		.btequ		0,plc0		; PLL multiplying factor select bit
plc01		.btequ		1,plc0		; PLL multiplying factor select bit
plc02		.btequ		2,plc0		; PLL multiplying factor select bit
plc07		.btequ		7,plc0		; operation enable bit
;
;-------------------------------------------------------
;	Processor mode register 2
;-------------------------------------------------------
pm2			.equ		001eh
;
pm20		.btequ		0,pm2		; Specifying wait when accessing SFR
pm21		.btequ		1,pm2		; System clock protective bit
pm22		.btequ		2,pm2		; WDT count source protective bit
pm24		.btequ		4,pm2		; P85/NMI configuration bit
;
;-------------------------------------------------------
;	Voltage down detection interrupt register
;-------------------------------------------------------
d4int		.equ		001fh
;
d40			.btequ		0,d4int		; Voltage down detection interrupt enable bit
d41			.btequ		1,d4int		; STOP mode deactivation control bit
d42			.btequ		2,d4int		; Voltage change detection flag
d43			.btequ		3,d4int		; WDT overflow detect flag
df0			.btequ		4,d4int		; Sampling clock select bit
df1			.btequ		5,d4int		; Sampling clock select bit
;
;-------------------------------------------------------
;	DMA0 source pointer
;-------------------------------------------------------
sar0		.equ		0020h
sar0l		.equ		sar0		; DMA0 source pointer L
sar0m		.equ		sar0+1		; DMA0 source pointer M
sar0h		.equ		sar0+2		; DMA0 source pointer H
;
;-------------------------------------------------------
;	DMA0 destination pointer
;-------------------------------------------------------
dar0		.equ		0024h
dar0l		.equ		dar0		; DMA0 destination pointer L
dar0m		.equ		dar0+1		; DMA0 destination pointer M
dar0h		.equ		dar0+2		; DMA0 destination pointer H
;
;-------------------------------------------------------
;	DMA0 transfer counter
;-------------------------------------------------------
tcr0		.equ		0028h
tcr0l		.equ		tcr0		; DMA0 transfer counter L
tcr0h		.equ		tcr0+1		; DMA0 transfer counter H
;
;-------------------------------------------------------
;	DMA0 control register
;-------------------------------------------------------
dm0con		.equ		002ch
;
dmbit_dm0con	.btequ	0,dm0con	; Transfer unit bit select bit
dmasl_dm0con	.btequ	1,dm0con	; Repeat transfer mode select bit
dmas_dm0con	.btequ	2,dm0con	; DMA request bit
dmae_dm0con	.btequ	3,dm0con	; DMA enable bit
dsd_dm0con	.btequ	4,dm0con	; Source address direction select bit
dad_dm0con	.btequ	5,dm0con	; Destination address direction select bit
;
;-------------------------------------------------------
;	DMA1 source pointer
;-------------------------------------------------------
sar1		.equ		0030h
sar1l		.equ		sar1		; DMA1 source pointer L
sar1m		.equ		sar1+1		; DMA1 source pointer M
sar1h		.equ		sar1+2		; DMA1 source pointer H
;
;-------------------------------------------------------
;	DMA1 destination pointer
;-------------------------------------------------------
dar1		.equ		0034h
dar1l		.equ		dar1		; DMA1 destination pointer L
dar1m		.equ		dar1+1		; DMA1 destination pointer M
dar1h		.equ		dar1+2		; DMA1 destination pointer H
;
;-------------------------------------------------------
;	DMA1 transfer counter
;-------------------------------------------------------
tcr1		.equ		0038h
tcr1l		.equ		tcr1		;DMA1 transfer counter L
tcr1h		.equ		tcr1+1		;DMA1 transfer counter H
;
;-------------------------------------------------------
;	DMA1 control register
;-------------------------------------------------------
dm1con		.equ		003ch
;
dmbit_dm1con	.btequ	0,dm1con	; Transfer unit bit select bit
dmasl_dm1con	.btequ	1,dm1con	; Repeat transfer mode select bit
dmas_dm1con	.btequ	2,dm1con	; DMA request bit
dmae_dm1con	.btequ	3,dm1con	; DMA disable bit
dsd_dm1con	.btequ	4,dm1con	; Source address direction select bit
dad_dm1con	.btequ	5,dm1con	; Destination address direction select bit
;
;-------------------------------------------------------
;	Can0 wake up interrupt control register
;-------------------------------------------------------
c01wkic			.equ	0041h
;
ilvl0_c01wkic	.btequ	0,c01wkic	; Interrupt priority level select bit
ilvl1_c01wkic	.btequ	1,c01wkic	; Interrupt priority level select bit
ilvl2_c01wkic	.btequ	2,c01wkic	; Interrupt priority level select bit
ir_c01wkic		.btequ	3,c01wkic	; Interrupt request bit
;
;-------------------------------------------------------
;	CAN0 successful reception interrupt control register
;-------------------------------------------------------
c0recic			.equ	0042h
;
ilvl0_c0recic	.btequ	0,c0recic	; Interrupt priority level select bit
ilvl1_c0recic	.btequ	1,c0recic	; Interrupt priority level select bit
ilvl2_c0recic	.btequ	2,c0recic	; Interrupt priority level select bit
ir_c0recic		.btequ	3,c0recic	; Interrupt request bit
;
;-------------------------------------------------------
;	CAN0 successful transmission interrupt control register
;-------------------------------------------------------
c0trmic			.equ	0043h
;
ilvl0_c0trmic	.btequ	0,c0trmic	; Interrupt priority level select bit
ilvl1_c0trmic	.btequ	1,c0trmic	; Interrupt priority level select bit
ilvl2_c0trmic	.btequ	2,c0trmic	; Interrupt priority level select bit
ir_c0trmic		.btequ	3,c0trmic	; Interrupt request bit
;
;-------------------------------------------------------
;	Interrupt control register
;-------------------------------------------------------
int3ic			.equ	0044h		; INT3
ilvl0_int3ic	.btequ	0,int3ic	; Interrupt priority level select bit
ilvl1_int3ic	.btequ	1,int3ic	;
ilvl2_int3ic	.btequ	2,int3ic	;
ir_int3ic		.btequ	3,int3ic	; Interrupt request bit
pol_int3ic		.btequ	4,int3ic	; Polarity select bit
;
icoc0ic			.equ	0045h		; ICOC0
ilvl0_icoc0ic	.btequ	0,icoc0ic	; Interrupt priority level select bit
ilvl1_icoc0ic	.btequ	1,icoc0ic	;
ilvl2_icoc0ic	.btequ	2,icoc0ic	;
ir_icoc0ic		.btequ	3,icoc0ic	; Interrupt request bit
;
icoc1ic			.equ	0046h		; ICOC1
ilvl0_icoc1ic	.btequ	0,icoc1ic	; Interrupt priority level select bit
ilvl1_icoc1ic	.btequ	1,icoc1ic	;
ilvl2_icoc1ic	.btequ	2,icoc1ic	;
ir_icoc1ic		.btequ	3,icoc1ic	; Interrupt request bit
;
iicic           .equ	0046h		; MMI2C
ilvl0_iicic	    .btequ	0,iicic	    ; Interrupt priority level select bit
ilvl1_iicic	    .btequ	1,iicic     ;
ilvl2_iicic	    .btequ	2,iicic     ;
ir_iicic		.btequ	3,iicic     ; Interrupt request bit
;
btic			.equ	0047h		; ICOC2
ilvl0_btic	    .btequ	0,btic      ; Interrupt priority level select bit
ilvl1_btic	    .btequ	1,btic      ;
ilvl2_btic	    .btequ	2,btic      ;
ir_btic		    .btequ	3,btic      ; Interrupt request bit
;
scldaic		    .equ	0047h       ; MMI2C2
ilvl0_scldaic	.btequ	0,scldaic	; Interrupt priority level select bit
ilvl1_scldaic	.btequ	1,scldaic	;
ilvl2_scldaic	.btequ	2,scldaic	;
ir_scldaic		.btequ	3,scldaic	; Interrupt request bit
;
s4ic			.equ	0048h		; SI/O4
ilvl0_s4ic		.btequ	0,s4ic		; Interrupt priority level select bit
ilvl1_s4ic		.btequ	1,s4ic		;
ilvl2_s4ic		.btequ	2,s4ic		;
ir_s4ic			.btequ	3,s4ic		; Interrupt request bit
pol_s4ic		.btequ	4,s4ic		; Polarity select bit
;
int5ic			.equ	0048h		; INT5
ilvl0_int5ic	.btequ	0,int5ic	; Interrupt priority level select bit
ilvl1_int5ic	.btequ	1,int5ic	;
ilvl2_int5ic	.btequ	2,int5ic	;
ir_int5ic		.btequ	3,int5ic	; Interrupt request bit
pol_int5ic		.btequ	4,int5ic	; Polarity select bit
;
s3ic			.equ	0049h		; SI/O3
ilvl0_s3ic		.btequ	0,s3ic		; Interrupt priority level select bit
ilvl1_s3ic		.btequ	1,s3ic		;
ilvl2_s3ic		.btequ	2,s3ic		;
ir_s3ic			.btequ	3,s3ic		; Interrupt request bit
pol_s3ic		.btequ	4,s3ic		; Polarity select bit
;
int4ic			.equ	0049h		; INT4
ilvl0_int4ic	.btequ	0,int4ic	; Interrupt priority level select bit
ilvl1_int4ic	.btequ	1,int4ic	;
ilvl2_int4ic	.btequ	2,int4ic	;
ir_int4ic		.btequ	3,int4ic	; Interrupt request bit
pol_int4ic		.btequ	4,int4ic	; Polarity select bit
;
bcnic			.equ	004ah		; Bus collision detection interrupt control register
ilvl0_bcnic		.btequ	0,bcnic		; Interrupt priority level select bit
ilvl1_bcnic		.btequ	1,bcnic		;
ilvl2_bcnic		.btequ	2,bcnic		;
ir_bcnic		.btequ	3,bcnic		; Interrupt request bit
;
dm0ic			.equ	004bh		; DMA0 interrupt control register
ilvl0_dm0ic		.btequ	0,dm0ic		; Interrupt priority level select bit
ilvl1_dm0ic		.btequ	1,dm0ic		;
ilvl2_dm0ic		.btequ	2,dm0ic		;
ir_dm0ic		.btequ	3,dm0ic		; Interrupt request bit
;
dm1ic			.equ	004ch		; DMA1 interrupt control register
ilvl0_dm1ic		.btequ	0,dm1ic		; Interrupt priority level select bit
ilvl1_dm1ic		.btequ	1,dm1ic		;
ilvl2_dm1ic		.btequ	2,dm1ic		;
ir_dm1ic		.btequ	3,dm1ic		; Interrupt request bit
;
c01erric		.equ	004dh		; CAN0 error interrupt control register
ilvl0_c01erric	.btequ	0,c01erric	; Interrupt priority level select bit
ilvl1_c01erric	.btequ	1,c01erric	;
ilvl2_c01erric	.btequ	2,c01erric	;
ir_c01erric		.btequ	3,c01erric	; Interrupt request bit
;
kupic			.equ	004eh		; Key input interrupt control register
ilvl0_kupic		.btequ	0,kupic		; Interrupt priority level select bit
ilvl1_kupic		.btequ	1,kupic		;
ilvl2_kupic		.btequ	2,kupic		;
ir_kupic		.btequ	3,kupic		; Interrupt request bit
;
adic			.equ	004eh		; A/D interrupt control register
ilvl0_adic		.btequ	0,adic		; Interrupt priority level select bit
ilvl1_adic		.btequ	1,adic		;
ilvl2_adic		.btequ	2,adic		;
ir_adic			.btequ	3,adic		; Interrupt request bit
;
s2tic			.equ	004fh		; UART2 transmit interrupt control register
ilvl0_s2tic		.btequ	0,s2tic		; Interrupt priority level select bit
ilvl1_s2tic		.btequ	1,s2tic		;
ilvl2_s2tic		.btequ	2,s2tic		;
ir_s2tic		.btequ	3,s2tic		; Interrupt request bit
;
s2ric			.equ	0050h		; UART2 receive interrupt control register
ilvl0_s2ric		.btequ	0,s2ric		; Interrupt priority level select bit
ilvl1_s2ric		.btequ	1,s2ric		;
ilvl2_s2ric		.btequ	2,s2ric		;
ir_s2ric		.btequ	3,s2ric		; Interrupt request bit
;
s0tic			.equ	0051h		; UART0 transmit interrupt control register
ilvl0_s0tic		.btequ	0,s0tic		; Interrupt priority level select bit
ilvl1_s0tic		.btequ	1,s0tic		;
ilvl2_s0tic		.btequ	2,s0tic		;
ir_s0tic		.btequ	3,s0tic		; Interrupt request bit
;
s0ric			.equ	0052h		; UART0 receive interrupt control register
ilvl0_s0ric		.btequ	0,s0ric		; Interrupt priority level select bit
ilvl1_s0ric		.btequ	1,s0ric		;
ilvl2_s0ric		.btequ	2,s0ric		;
ir_s0ric		.btequ	3,s0ric		; Interrupt request bit
;
s1tic			.equ	0053h		; UART1 transmit interrupt control register
ilvl0_s1tic		.btequ	0,s1tic		; Interrupt priority level select bit
ilvl1_s1tic		.btequ	1,s1tic		;
ilvl2_s1tic		.btequ	2,s1tic		;
ir_s1tic		.btequ	3,s1tic		; Interrupt request bit
;
s1ric			.equ	0054h		; UART1 receive interrupt control register
ilvl0_s1ric		.btequ	0,s1ric		; Interrupt priority level select bit
ilvl1_s1ric		.btequ	1,s1ric		;
ilvl2_s1ric		.btequ	2,s1ric		;
ir_s1ric		.btequ	3,s1ric		; Interrupt request bit
;
ta0ic			.equ	0055h		; Timer A0
ilvl0_ta0ic		.btequ	0,ta0ic		; Interrupt priority level select bit
ilvl1_ta0ic		.btequ	1,ta0ic		;
ilvl2_ta0ic		.btequ	2,ta0ic		;
ir_ta0ic		.btequ	3,ta0ic		; Interrupt request bit
;
ta1ic			.equ	0056h		; Timer A1
ilvl0_ta1ic		.btequ	0,ta1ic		; Interrupt priority level select bit
ilvl1_ta1ic		.btequ	1,ta1ic		;
ilvl2_ta1ic		.btequ	2,ta1ic		;
ir_ta1ic		.btequ	3,ta1ic		; Interrupt request bit
;
ta2ic			.equ	0057h		; Timer A2
ilvl0_ta2ic		.btequ	0,ta2ic		; Interrupt priority level select bit
ilvl1_ta2ic		.btequ	1,ta2ic		;
ilvl2_ta2ic		.btequ	2,ta2ic		;
ir_ta2ic		.btequ	3,ta2ic		; Interrupt request bit
;
ta3ic			.equ	0058h		; Timer A3
ilvl0_ta3ic		.btequ	0,ta3ic		; Interrupt priority level select bit
ilvl1_ta3ic		.btequ	1,ta3ic		;
ilvl2_ta3ic		.btequ	2,ta3ic		;
ir_ta3ic		.btequ	3,ta3ic		; Interrupt request bit
;
ta4ic			.equ	0059h		; Timer A4
ilvl0_ta4ic		.btequ	0,ta4ic		; Interrupt priority level select bit
ilvl1_ta4ic		.btequ	1,ta4ic		;
ilvl2_ta4ic		.btequ	2,ta4ic		;
ir_ta4ic		.btequ	3,ta4ic		; Interrupt request bit
;
tb0ic			.equ	005ah		; Timer B0
ilvl0_tb0ic		.btequ	0,tb0ic		; Interrupt priority level select bit
ilvl1_tb0ic		.btequ	1,tb0ic		;
ilvl2_tb0ic		.btequ	2,tb0ic		;
ir_tb0ic		.btequ	3,tb0ic		; Interrupt request bit
;
tb1ic			.equ	005bh		; Timer B1
ilvl0_tb1ic		.btequ	0,tb1ic		; Interrupt priority level select bit
ilvl1_tb1ic		.btequ	1,tb1ic		;
ilvl2_tb1ic		.btequ	2,tb1ic		;
ir_tb1ic		.btequ	3,tb1ic		; Interrupt request bit
;
tb2ic			.equ	005ch		; Timer B2
ilvl0_tb2ic		.btequ	0,tb2ic		; Interrupt priority level select bit
ilvl1_tb2ic		.btequ	1,tb2ic		;
ilvl2_tb2ic		.btequ	2,tb2ic		;
ir_tb2ic		.btequ	3,tb2ic		; Interrupt request bit
;
int0ic			.equ	005dh		; INT0
ilvl0_int0ic	.btequ	0,int0ic	; Interrupt priority level select bit
ilvl1_int0ic	.btequ	1,int0ic	;
ilvl2_int0ic	.btequ	2,int0ic	;
ir_int0ic		.btequ	3,int0ic	; Interrupt request bit
pol_int0ic		.btequ	4,int0ic	; Polarity select bit
;
int1ic			.equ	005eh		; INT1
ilvl0_int1ic	.btequ	0,int1ic	; Interrupt priority level select bit
ilvl1_int1ic	.btequ	1,int1ic	;
ilvl2_int1ic	.btequ	2,int1ic	;
ir_int1ic		.btequ	3,int1ic	; Interrupt request bit
pol_int1ic		.btequ	4,int1ic	; Polarity select bit
;
int2ic			.equ	005fh		; INT2
ilvl0_int2ic	.btequ	0,int2ic	; Interrupt priority level select bit
ilvl1_int2ic	.btequ	1,int2ic	;
ilvl2_int2ic	.btequ	2,int2ic	;
ir_int2ic		.btequ	3,int2ic	; Interrupt request bit
pol_int2ic		.btequ	4,int2ic	; Polarity select bit
;
;-------------------------------------------------------
;	can0 message slot beffer 0 standard ID0 register
;-------------------------------------------------------
c0slot0_0		.equ	0060h		;
;
sid6_c0slot0_0	.btequ	0,c0slot0_0	; Standard-ID0 register [10:6]
sid7_c0slot0_0	.btequ	1,c0slot0_0	;
sid8_c0slot0_0	.btequ	2,c0slot0_0	;
sid9_c0slot0_0	.btequ	3,c0slot0_0	;
sid10_c0slot0_0	.btequ	4,c0slot0_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 standard ID1 register
;-------------------------------------------------------
c0slot0_1		.equ	0061h		;
;
sid0_c0slot0_1	.btequ	0,c0slot0_1	; Standard-ID1 register [5:0]
sid1_c0slot0_1	.btequ	1,c0slot0_1	;
sid2_c0slot0_1	.btequ	2,c0slot0_1	;
sid3_c0slot0_1	.btequ	3,c0slot0_1	;
sid4_c0slot0_1	.btequ	4,c0slot0_1	;
sid5_c0slot0_1	.btequ	5,c0slot0_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 extension ID0 register
;-------------------------------------------------------
c0slot0_2		.equ	0062h		;
;
eid14_c0slot0_2	.btequ	0,c0slot0_2	; Extended-ID register [17:14]
eid15_c0slot0_2	.btequ	1,c0slot0_2 ;
eid16_c0slot0_2	.btequ	2,c0slot0_2 ;
eid17_c0slot0_2	.btequ	3,c0slot0_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 extension ID1 register
;-------------------------------------------------------
c0slot0_3		.equ	0063h		;
;
eid6_c0slot0_3	.btequ	0,c0slot0_3 ; Extended-ID register [13:6]
eid7_c0slot0_3	.btequ	1,c0slot0_3 ;
eid8_c0slot0_3	.btequ	2,c0slot0_3 ;
eid9_c0slot0_3	.btequ	3,c0slot0_3 ;
eid10_c0slot0_3	.btequ	4,c0slot0_3 ;
eid11_c0slot0_3	.btequ	5,c0slot0_3 ;
eid12_c0slot0_3	.btequ	6,c0slot0_3 ;
eid13_c0slot0_3	.btequ	7,c0slot0_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 extension ID2 register
;-------------------------------------------------------
c0slot0_4		.equ	0064h		;
;
eid0_c0slot0_4	.btequ	0,c0slot0_4	; Extended-ID register [5:0]
eid1_c0slot0_4	.btequ	1,c0slot0_4	;
eid2_c0slot0_4	.btequ	2,c0slot0_4	;
eid3_c0slot0_4	.btequ	3,c0slot0_4	;
eid4_c0slot0_4	.btequ	4,c0slot0_4	;
eid5_c0slot0_4	.btequ	5,c0slot0_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data length code register
;-------------------------------------------------------
c0slot0_5		.equ	0065h		;
;
dlc0_c0slot0_5	.btequ	0,c0slot0_5	; Data length code
dlc1_c0slot0_5	.btequ	1,c0slot0_5	;
dlc2_c0slot0_5	.btequ	2,c0slot0_5	;
dlc3_c0slot0_5	.btequ	3,c0slot0_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 0 register
;-------------------------------------------------------
c0slot0_6		.equ	0066h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 1 register
;-------------------------------------------------------
c0slot0_7		.equ	0067h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 2 register
;-------------------------------------------------------
c0slot0_8		.equ	0068h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 3 register
;-------------------------------------------------------
c0slot0_9		.equ	0069h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 4 register
;-------------------------------------------------------
c0slot0_10		.equ	006ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 5 register
;-------------------------------------------------------
c0slot0_11		.equ	006bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 6 register
;-------------------------------------------------------
c0slot0_12		.equ	006ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 data 7 register
;-------------------------------------------------------
c0slot0_13		.equ	006dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 time stump high register
;-------------------------------------------------------
c0slot0_14		.equ	006eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 0 time stump low register
;-------------------------------------------------------
c0slot0_15		.equ	006fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 standard ID0 register
;-------------------------------------------------------
c0slot1_0		.equ	0070h		;
;
sid6_c0slot1_0	.btequ	0,c0slot1_0	; Standard-ID0 register [10:6]
sid7_c0slot1_0	.btequ	1,c0slot1_0	;
sid8_c0slot1_0	.btequ	2,c0slot1_0	;
sid9_c0slot1_0	.btequ	3,c0slot1_0	;
sid10_c0slot1_0	.btequ	4,c0slot1_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 standard ID1 register
;-------------------------------------------------------
c0slot1_1		.equ	0071h		;
;
sid0_c0slot1_1	.btequ	0,c0slot1_1	; Standard-ID1 register [5:0]
sid1_c0slot1_1	.btequ	1,c0slot1_1	;
sid2_c0slot1_1	.btequ	2,c0slot1_1	;
sid3_c0slot1_1	.btequ	3,c0slot1_1	;
sid4_c0slot1_1	.btequ	4,c0slot1_1	;
sid5_c0slot1_1	.btequ	5,c0slot1_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 extension ID0 register
;-------------------------------------------------------
c0slot1_2		.equ	0072h		;
;
eid14_c0slot1_2	.btequ	0,c0slot1_2	; Extended-ID register [17:14]
eid15_c0slot1_2	.btequ	1,c0slot1_2 ;
eid16_c0slot1_2	.btequ	2,c0slot1_2 ;
eid17_c0slot1_2	.btequ	3,c0slot1_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 extension ID1 register
;-------------------------------------------------------
c0slot1_3		.equ	0073h		;
;
eid6_c0slot1_3	.btequ	0,c0slot1_3 ; Extended-ID register [13:6]
eid7_c0slot1_3	.btequ	1,c0slot1_3 ;
eid8_c0slot1_3	.btequ	2,c0slot1_3 ;
eid9_c0slot1_3	.btequ	3,c0slot1_3 ;
eid10_c0slot1_3	.btequ	4,c0slot1_3 ;
eid11_c0slot1_3	.btequ	5,c0slot1_3 ;
eid12_c0slot1_3	.btequ	6,c0slot1_3 ;
eid13_c0slot1_3	.btequ	7,c0slot1_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 extension ID2 register
;-------------------------------------------------------
c0slot1_4		.equ	0074h		;
;
eid0_c0slot1_4	.btequ	0,c0slot1_4	; Extended-ID register [5:0]
eid1_c0slot1_4	.btequ	1,c0slot1_4	;
eid2_c0slot1_4	.btequ	2,c0slot1_4	;
eid3_c0slot1_4	.btequ	3,c0slot1_4	;
eid4_c0slot1_4	.btequ	4,c0slot1_4	;
eid5_c0slot1_4	.btequ	5,c0slot1_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data length code register
;-------------------------------------------------------
c0slot1_5		.equ	0075h		;
;
dlc0_c0slot1_5	.btequ	0,c0slot1_5	; Data length code
dlc1_c0slot1_5	.btequ	1,c0slot1_5	;
dlc2_c0slot1_5	.btequ	2,c0slot1_5	;
dlc3_c0slot1_5	.btequ	3,c0slot1_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 0 register
;-------------------------------------------------------
c0slot1_6		.equ	0076h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 1 register
;-------------------------------------------------------
c0slot1_7		.equ	0077h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 2 register
;-------------------------------------------------------
c0slot1_8		.equ	0078h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 3 register
;-------------------------------------------------------
c0slot1_9		.equ	0079h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 4 register
;-------------------------------------------------------
c0slot1_10		.equ	007ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 5 register
;-------------------------------------------------------
c0slot1_11		.equ	007bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 6 register
;-------------------------------------------------------
c0slot1_12		.equ	007ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 data 7 register
;-------------------------------------------------------
c0slot1_13		.equ	007dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 time stump high register
;-------------------------------------------------------
c0slot1_14		.equ	007eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 1 time stump low register
;-------------------------------------------------------
c0slot1_15		.equ	007fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 standard ID0 register
;-------------------------------------------------------
c0slot2_0		.equ	0080h		;
;
sid6_c0slot2_0	.btequ	0,c0slot2_0	; Standard-ID0 register [10:6]
sid7_c0slot2_0	.btequ	1,c0slot2_0	;
sid8_c0slot2_0	.btequ	2,c0slot2_0	;
sid9_c0slot2_0	.btequ	3,c0slot2_0	;
sid10_c0slot2_0	.btequ	4,c0slot2_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 standard ID1 register
;-------------------------------------------------------
c0slot2_1		.equ	0081h		;
;
sid0_c0slot2_1	.btequ	0,c0slot2_1	; Standard-ID1 register [5:0]
sid1_c0slot2_1	.btequ	1,c0slot2_1	;
sid2_c0slot2_1	.btequ	2,c0slot2_1	;
sid3_c0slot2_1	.btequ	3,c0slot2_1	;
sid4_c0slot2_1	.btequ	4,c0slot2_1	;
sid5_c0slot2_1	.btequ	5,c0slot2_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 extension ID0 register
;-------------------------------------------------------
c0slot2_2		.equ	0082h		;
;
eid14_c0slot2_2	.btequ	0,c0slot2_2	; Extended-ID register [17:14]
eid15_c0slot2_2	.btequ	1,c0slot2_2 ;
eid16_c0slot2_2	.btequ	2,c0slot2_2 ;
eid17_c0slot2_2	.btequ	3,c0slot2_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 extension ID1 register
;-------------------------------------------------------
c0slot2_3		.equ	0083h		;
;
eid6_c0slot2_3	.btequ	0,c0slot2_3 ; Extended-ID register [13:6]
eid7_c0slot2_3	.btequ	1,c0slot2_3 ;
eid8_c0slot2_3	.btequ	2,c0slot2_3 ;
eid9_c0slot2_3	.btequ	3,c0slot2_3 ;
eid10_c0slot2_3	.btequ	4,c0slot2_3 ;
eid11_c0slot2_3	.btequ	5,c0slot2_3 ;
eid12_c0slot2_3	.btequ	6,c0slot2_3 ;
eid13_c0slot2_3	.btequ	7,c0slot2_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 extension ID2 register
;-------------------------------------------------------
c0slot2_4		.equ	0084h		;
;
eid0_c0slot2_4	.btequ	0,c0slot2_4	; Extended-ID register [5:0]
eid1_c0slot2_4	.btequ	1,c0slot2_4	;
eid2_c0slot2_4	.btequ	2,c0slot2_4	;
eid3_c0slot2_4	.btequ	3,c0slot2_4	;
eid4_c0slot2_4	.btequ	4,c0slot2_4	;
eid5_c0slot2_4	.btequ	5,c0slot2_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data length code register
;-------------------------------------------------------
c0slot2_5		.equ	0085h		;
;
dlc0_c0slot2_5	.btequ	0,c0slot2_5	; Data length code
dlc1_c0slot2_5	.btequ	1,c0slot2_5	;
dlc2_c0slot2_5	.btequ	2,c0slot2_5	;
dlc3_c0slot2_5	.btequ	3,c0slot2_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 0 register
;-------------------------------------------------------
c0slot2_6		.equ	0086h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 1 register
;-------------------------------------------------------
c0slot2_7		.equ	0087h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 2 register
;-------------------------------------------------------
c0slot2_8		.equ	0088h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 3 register
;-------------------------------------------------------
c0slot2_9		.equ	0089h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 4 register
;-------------------------------------------------------
c0slot2_10		.equ	008ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 5 register
;-------------------------------------------------------
c0slot2_11		.equ	008bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 6 register
;-------------------------------------------------------
c0slot2_12		.equ	008ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 data 7 register
;-------------------------------------------------------
c0slot2_13		.equ	008dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 time stump high register
;-------------------------------------------------------
c0slot2_14		.equ	008eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 2 time stump low register
;-------------------------------------------------------
c0slot2_15		.equ	008fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 standard ID0 register
;-------------------------------------------------------
c0slot3_0		.equ	0090h		;
;
sid6_c0slot3_0	.btequ	0,c0slot3_0	; Standard-ID0 register [10:6]
sid7_c0slot3_0	.btequ	1,c0slot3_0	;
sid8_c0slot3_0	.btequ	2,c0slot3_0	;
sid9_c0slot3_0	.btequ	3,c0slot3_0	;
sid10_c0slot3_0	.btequ	4,c0slot3_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 standard ID1 register
;-------------------------------------------------------
c0slot3_1		.equ	0091h		;
;
sid0_c0slot3_1	.btequ	0,c0slot3_1	; Standard-ID1 register [5:0]
sid1_c0slot3_1	.btequ	1,c0slot3_1	;
sid2_c0slot3_1	.btequ	2,c0slot3_1	;
sid3_c0slot3_1	.btequ	3,c0slot3_1	;
sid4_c0slot3_1	.btequ	4,c0slot3_1	;
sid5_c0slot3_1	.btequ	5,c0slot3_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 extension ID0 register
;-------------------------------------------------------
c0slot3_2		.equ	0092h		;
;
eid14_c0slot3_2	.btequ	0,c0slot3_2	; Extended-ID register [17:14]
eid15_c0slot3_2	.btequ	1,c0slot3_2 ;
eid16_c0slot3_2	.btequ	2,c0slot3_2 ;
eid17_c0slot3_2	.btequ	3,c0slot3_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 extension ID1 register
;-------------------------------------------------------
c0slot3_3		.equ	0093h		;
;
eid6_c0slot3_3	.btequ	0,c0slot3_3 ; Extended-ID register [13:6]
eid7_c0slot3_3	.btequ	1,c0slot3_3 ;
eid8_c0slot3_3	.btequ	2,c0slot3_3 ;
eid9_c0slot3_3	.btequ	3,c0slot3_3 ;
eid10_c0slot3_3	.btequ	4,c0slot3_3 ;
eid11_c0slot3_3	.btequ	5,c0slot3_3 ;
eid12_c0slot3_3	.btequ	6,c0slot3_3 ;
eid13_c0slot3_3	.btequ	7,c0slot3_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 extension ID2 register
;-------------------------------------------------------
c0slot3_4		.equ	0094h		;
;
eid0_c0slot3_4	.btequ	0,c0slot3_4	; Extended-ID register [5:0]
eid1_c0slot3_4	.btequ	1,c0slot3_4	;
eid2_c0slot3_4	.btequ	2,c0slot3_4	;
eid3_c0slot3_4	.btequ	3,c0slot3_4	;
eid4_c0slot3_4	.btequ	4,c0slot3_4	;
eid5_c0slot3_4	.btequ	5,c0slot3_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data length code register
;-------------------------------------------------------
c0slot3_5		.equ	0095h		;
;
dlc0_c0slot3_5	.btequ	0,c0slot3_5	; Data length code
dlc1_c0slot3_5	.btequ	1,c0slot3_5	;
dlc2_c0slot3_5	.btequ	2,c0slot3_5	;
dlc3_c0slot3_5	.btequ	3,c0slot3_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 0 register
;-------------------------------------------------------
c0slot3_6		.equ	0096h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 1 register
;-------------------------------------------------------
c0slot3_7		.equ	0097h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 2 register
;-------------------------------------------------------
c0slot3_8		.equ	0098h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 3 register
;-------------------------------------------------------
c0slot3_9		.equ	0099h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 4 register
;-------------------------------------------------------
c0slot3_10		.equ	009ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 5 register
;-------------------------------------------------------
c0slot3_11		.equ	009bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 6 register
;-------------------------------------------------------
c0slot3_12		.equ	009ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 data 7 register
;-------------------------------------------------------
c0slot3_13		.equ	009dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 time stump high register
;-------------------------------------------------------
c0slot3_14		.equ	009eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 3 time stump low register
;-------------------------------------------------------
c0slot3_15		.equ	009fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 standard ID0 register
;-------------------------------------------------------
c0slot4_0		.equ	00a0h		;
;
sid6_c0slot4_0	.btequ	0,c0slot4_0	; Standard-ID0 register [10:6]
sid7_c0slot4_0	.btequ	1,c0slot4_0	;
sid8_c0slot4_0	.btequ	2,c0slot4_0	;
sid9_c0slot4_0	.btequ	3,c0slot4_0	;
sid10_c0slot4_0	.btequ	4,c0slot4_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 standard ID1 register
;-------------------------------------------------------
c0slot4_1		.equ	00a1h		;
;
sid0_c0slot4_1	.btequ	0,c0slot4_1	; Standard-ID1 register [5:0]
sid1_c0slot4_1	.btequ	1,c0slot4_1	;
sid2_c0slot4_1	.btequ	2,c0slot4_1	;
sid3_c0slot4_1	.btequ	3,c0slot4_1	;
sid4_c0slot4_1	.btequ	4,c0slot4_1	;
sid5_c0slot4_1	.btequ	5,c0slot4_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 extension ID0 register
;-------------------------------------------------------
c0slot4_2		.equ	00a2h		;
;
eid14_c0slot4_2	.btequ	0,c0slot4_2	; Extended-ID register [17:14]
eid15_c0slot4_2	.btequ	1,c0slot4_2 ;
eid16_c0slot4_2	.btequ	2,c0slot4_2 ;
eid17_c0slot4_2	.btequ	3,c0slot4_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 extension ID1 register
;-------------------------------------------------------
c0slot4_3		.equ	00a3h		;
;
eid6_c0slot4_3	.btequ	0,c0slot4_3 ; Extended-ID register [13:6]
eid7_c0slot4_3	.btequ	1,c0slot4_3 ;
eid8_c0slot4_3	.btequ	2,c0slot4_3 ;
eid9_c0slot4_3	.btequ	3,c0slot4_3 ;
eid10_c0slot4_3	.btequ	4,c0slot4_3 ;
eid11_c0slot4_3	.btequ	5,c0slot4_3 ;
eid12_c0slot4_3	.btequ	6,c0slot4_3 ;
eid13_c0slot4_3	.btequ	7,c0slot4_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 extension ID2 register
;-------------------------------------------------------
c0slot4_4		.equ	00a4h		;
;
eid0_c0slot4_4	.btequ	0,c0slot4_4	; Extended-ID register [5:0]
eid1_c0slot4_4	.btequ	1,c0slot4_4	;
eid2_c0slot4_4	.btequ	2,c0slot4_4	;
eid3_c0slot4_4	.btequ	3,c0slot4_4	;
eid4_c0slot4_4	.btequ	4,c0slot4_4	;
eid5_c0slot4_4	.btequ	5,c0slot4_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data length code register
;-------------------------------------------------------
c0slot4_5		.equ	00a5h		;
;
dlc0_c0slot4_5	.btequ	0,c0slot4_5	; Data length code
dlc1_c0slot4_5	.btequ	1,c0slot4_5	;
dlc2_c0slot4_5	.btequ	2,c0slot4_5	;
dlc3_c0slot4_5	.btequ	3,c0slot4_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 0 register
;-------------------------------------------------------
c0slot4_6		.equ	00a6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 1 register
;-------------------------------------------------------
c0slot4_7		.equ	00a7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 2 register
;-------------------------------------------------------
c0slot4_8		.equ	00a8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 3 register
;-------------------------------------------------------
c0slot4_9		.equ	00a9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 4 register
;-------------------------------------------------------
c0slot4_10		.equ	00aah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 5 register
;-------------------------------------------------------
c0slot4_11		.equ	00abh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 6 register
;-------------------------------------------------------
c0slot4_12		.equ	00ach		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 data 7 register
;-------------------------------------------------------
c0slot4_13		.equ	00adh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 time stump high register
;-------------------------------------------------------
c0slot4_14		.equ	00aeh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 4 time stump low register
;-------------------------------------------------------
c0slot4_15		.equ	00afh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 standard ID0 register
;-------------------------------------------------------
c0slot5_0		.equ	00b0h		;
;
sid6_c0slot5_0	.btequ	0,c0slot5_0	; Standard-ID0 register [10:6]
sid7_c0slot5_0	.btequ	1,c0slot5_0	;
sid8_c0slot5_0	.btequ	2,c0slot5_0	;
sid9_c0slot5_0	.btequ	3,c0slot5_0	;
sid10_c0slot5_0	.btequ	4,c0slot5_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 standard ID1 register
;-------------------------------------------------------
c0slot5_1		.equ	00b1h		;
;
sid0_c0slot5_1	.btequ	0,c0slot5_1	; Standard-ID1 register [5:0]
sid1_c0slot5_1	.btequ	1,c0slot5_1	;
sid2_c0slot5_1	.btequ	2,c0slot5_1	;
sid3_c0slot5_1	.btequ	3,c0slot5_1	;
sid4_c0slot5_1	.btequ	4,c0slot5_1	;
sid5_c0slot5_1	.btequ	5,c0slot5_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 extension ID0 register
;-------------------------------------------------------
c0slot5_2		.equ	00b2h		;
;
eid14_c0slot5_2	.btequ	0,c0slot5_2	; Extended-ID register [17:14]
eid15_c0slot5_2	.btequ	1,c0slot5_2 ;
eid16_c0slot5_2	.btequ	2,c0slot5_2 ;
eid17_c0slot5_2	.btequ	3,c0slot5_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 extension ID1 register
;-------------------------------------------------------
c0slot5_3		.equ	00b3h		;
;
eid6_c0slot5_3	.btequ	0,c0slot5_3 ; Extended-ID register [13:6]
eid7_c0slot5_3	.btequ	1,c0slot5_3 ;
eid8_c0slot5_3	.btequ	2,c0slot5_3 ;
eid9_c0slot5_3	.btequ	3,c0slot5_3 ;
eid10_c0slot5_3	.btequ	4,c0slot5_3 ;
eid11_c0slot5_3	.btequ	5,c0slot5_3 ;
eid12_c0slot5_3	.btequ	6,c0slot5_3 ;
eid13_c0slot5_3	.btequ	7,c0slot5_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 extension ID2 register
;-------------------------------------------------------
c0slot5_4		.equ	00b4h		;
;
eid0_c0slot5_4	.btequ	0,c0slot5_4	; Extended-ID register [5:0]
eid1_c0slot5_4	.btequ	1,c0slot5_4	;
eid2_c0slot5_4	.btequ	2,c0slot5_4	;
eid3_c0slot5_4	.btequ	3,c0slot5_4	;
eid4_c0slot5_4	.btequ	4,c0slot5_4	;
eid5_c0slot5_4	.btequ	5,c0slot5_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data length code register
;-------------------------------------------------------
c0slot5_5		.equ	00b5h		;
;
dlc0_c0slot5_5	.btequ	0,c0slot5_5	; Data length code
dlc1_c0slot5_5	.btequ	1,c0slot5_5	;
dlc2_c0slot5_5	.btequ	2,c0slot5_5	;
dlc3_c0slot5_5	.btequ	3,c0slot5_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 0 register
;-------------------------------------------------------
c0slot5_6		.equ	00b6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 1 register
;-------------------------------------------------------
c0slot5_7		.equ	00b7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 2 register
;-------------------------------------------------------
c0slot5_8		.equ	00b8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 3 register
;-------------------------------------------------------
c0slot5_9		.equ	00b9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 4 register
;-------------------------------------------------------
c0slot5_10		.equ	00bah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 5 register
;-------------------------------------------------------
c0slot5_11		.equ	00bbh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 6 register
;-------------------------------------------------------
c0slot5_12		.equ	00bch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 data 7 register
;-------------------------------------------------------
c0slot5_13		.equ	00bdh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 time stump high register
;-------------------------------------------------------
c0slot5_14		.equ	00beh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 5 time stump low register
;-------------------------------------------------------
c0slot5_15		.equ	00bfh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 standard ID0 register
;-------------------------------------------------------
c0slot6_0		.equ	00c0h		;
;
sid6_c0slot6_0	.btequ	0,c0slot6_0	; Standard-ID0 register [10:6]
sid7_c0slot6_0	.btequ	1,c0slot6_0	;
sid8_c0slot6_0	.btequ	2,c0slot6_0	;
sid9_c0slot6_0	.btequ	3,c0slot6_0	;
sid10_c0slot6_0	.btequ	4,c0slot6_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 standard ID1 register
;-------------------------------------------------------
c0slot6_1		.equ	00c1h		;
;
sid0_c0slot6_1	.btequ	0,c0slot6_1	; Standard-ID1 register [5:0]
sid1_c0slot6_1	.btequ	1,c0slot6_1	;
sid2_c0slot6_1	.btequ	2,c0slot6_1	;
sid3_c0slot6_1	.btequ	3,c0slot6_1	;
sid4_c0slot6_1	.btequ	4,c0slot6_1	;
sid5_c0slot6_1	.btequ	5,c0slot6_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 extension ID0 register
;-------------------------------------------------------
c0slot6_2		.equ	00c2h		;
;
eid14_c0slot6_2	.btequ	0,c0slot6_2	; Extended-ID register [17:14]
eid15_c0slot6_2	.btequ	1,c0slot6_2 ;
eid16_c0slot6_2	.btequ	2,c0slot6_2 ;
eid17_c0slot6_2	.btequ	3,c0slot6_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 extension ID1 register
;-------------------------------------------------------
c0slot6_3		.equ	00c3h		;
;
eid6_c0slot6_3	.btequ	0,c0slot6_3 ; Extended-ID register [13:6]
eid7_c0slot6_3	.btequ	1,c0slot6_3 ;
eid8_c0slot6_3	.btequ	2,c0slot6_3 ;
eid9_c0slot6_3	.btequ	3,c0slot6_3 ;
eid10_c0slot6_3	.btequ	4,c0slot6_3 ;
eid11_c0slot6_3	.btequ	5,c0slot6_3 ;
eid12_c0slot6_3	.btequ	6,c0slot6_3 ;
eid13_c0slot6_3	.btequ	7,c0slot6_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 extension ID2 register
;-------------------------------------------------------
c0slot6_4		.equ	00c4h		;
;
eid0_c0slot6_4	.btequ	0,c0slot6_4	; Extended-ID register [5:0]
eid1_c0slot6_4	.btequ	1,c0slot6_4	;
eid2_c0slot6_4	.btequ	2,c0slot6_4	;
eid3_c0slot6_4	.btequ	3,c0slot6_4	;
eid4_c0slot6_4	.btequ	4,c0slot6_4	;
eid5_c0slot6_4	.btequ	5,c0slot6_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data length code register
;-------------------------------------------------------
c0slot6_5		.equ	00c5h		;
;
dlc0_c0slot6_5	.btequ	0,c0slot6_5	; Data length code
dlc1_c0slot6_5	.btequ	1,c0slot6_5	;
dlc2_c0slot6_5	.btequ	2,c0slot6_5	;
dlc3_c0slot6_5	.btequ	3,c0slot6_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 0 register
;-------------------------------------------------------
c0slot6_6		.equ	00c6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 1 register
;-------------------------------------------------------
c0slot6_7		.equ	00c7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 2 register
;-------------------------------------------------------
c0slot6_8		.equ	00c8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 3 register
;-------------------------------------------------------
c0slot6_9		.equ	00c9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 4 register
;-------------------------------------------------------
c0slot6_10		.equ	00cah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 5 register
;-------------------------------------------------------
c0slot6_11		.equ	00cbh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 6 register
;-------------------------------------------------------
c0slot6_12		.equ	00cch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 data 7 register
;-------------------------------------------------------
c0slot6_13		.equ	00cdh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 time stump high register
;-------------------------------------------------------
c0slot6_14		.equ	00ceh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 6 time stump low register
;-------------------------------------------------------
c0slot6_15		.equ	00cfh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 standard ID0 register
;-------------------------------------------------------
c0slot7_0		.equ	00d0h		;
;
sid6_c0slot7_0	.btequ	0,c0slot7_0	; Standard-ID0 register [10:6]
sid7_c0slot7_0	.btequ	1,c0slot7_0	;
sid8_c0slot7_0	.btequ	2,c0slot7_0	;
sid9_c0slot7_0	.btequ	3,c0slot7_0	;
sid10_c0slot7_0	.btequ	4,c0slot7_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 standard ID1 register
;-------------------------------------------------------
c0slot7_1		.equ	00d1h		;
;
sid0_c0slot7_1	.btequ	0,c0slot7_1	; Standard-ID1 register [5:0]
sid1_c0slot7_1	.btequ	1,c0slot7_1	;
sid2_c0slot7_1	.btequ	2,c0slot7_1	;
sid3_c0slot7_1	.btequ	3,c0slot7_1	;
sid4_c0slot7_1	.btequ	4,c0slot7_1	;
sid5_c0slot7_1	.btequ	5,c0slot7_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 extension ID0 register
;-------------------------------------------------------
c0slot7_2		.equ	00d2h		;
;
eid14_c0slot7_2	.btequ	0,c0slot7_2	; Extended-ID register [17:14]
eid15_c0slot7_2	.btequ	1,c0slot7_2 ;
eid16_c0slot7_2	.btequ	2,c0slot7_2 ;
eid17_c0slot7_2	.btequ	3,c0slot7_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 extension ID1 register
;-------------------------------------------------------
c0slot7_3		.equ	00d3h		;
;
eid6_c0slot7_3	.btequ	0,c0slot7_3 ; Extended-ID register [13:6]
eid7_c0slot7_3	.btequ	1,c0slot7_3 ;
eid8_c0slot7_3	.btequ	2,c0slot7_3 ;
eid9_c0slot7_3	.btequ	3,c0slot7_3 ;
eid10_c0slot7_3	.btequ	4,c0slot7_3 ;
eid11_c0slot7_3	.btequ	5,c0slot7_3 ;
eid12_c0slot7_3	.btequ	6,c0slot7_3 ;
eid13_c0slot7_3	.btequ	7,c0slot7_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 extension ID2 register
;-------------------------------------------------------
c0slot7_4		.equ	00d4h		;
;
eid0_c0slot7_4	.btequ	0,c0slot7_4	; Extended-ID register [5:0]
eid1_c0slot7_4	.btequ	1,c0slot7_4	;
eid2_c0slot7_4	.btequ	2,c0slot7_4	;
eid3_c0slot7_4	.btequ	3,c0slot7_4	;
eid4_c0slot7_4	.btequ	4,c0slot7_4	;
eid5_c0slot7_4	.btequ	5,c0slot7_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data length code register
;-------------------------------------------------------
c0slot7_5		.equ	00d5h		;
;
dlc0_c0slot7_5	.btequ	0,c0slot7_5	; Data length code
dlc1_c0slot7_5	.btequ	1,c0slot7_5	;
dlc2_c0slot7_5	.btequ	2,c0slot7_5	;
dlc3_c0slot7_5	.btequ	3,c0slot7_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 0 register
;-------------------------------------------------------
c0slot7_6		.equ	00d6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 1 register
;-------------------------------------------------------
c0slot7_7		.equ	00d7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 2 register
;-------------------------------------------------------
c0slot7_8		.equ	00d8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 3 register
;-------------------------------------------------------
c0slot7_9		.equ	00d9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 4 register
;-------------------------------------------------------
c0slot7_10		.equ	00dah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 5 register
;-------------------------------------------------------
c0slot7_11		.equ	00dbh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 6 register
;-------------------------------------------------------
c0slot7_12		.equ	00dch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 data 7 register
;-------------------------------------------------------
c0slot7_13		.equ	00ddh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 time stump high register
;-------------------------------------------------------
c0slot7_14		.equ	00deh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 7 time stump low register
;-------------------------------------------------------
c0slot7_15		.equ	00dfh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 standard ID0 register
;-------------------------------------------------------
c0slot8_0		.equ	00e0h		;
;
sid6_c0slot8_0	.btequ	0,c0slot8_0	; Standard-ID0 register [10:6]
sid7_c0slot8_0	.btequ	1,c0slot8_0	;
sid8_c0slot8_0	.btequ	2,c0slot8_0	;
sid9_c0slot8_0	.btequ	3,c0slot8_0	;
sid10_c0slot8_0	.btequ	4,c0slot8_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 standard ID1 register
;-------------------------------------------------------
c0slot8_1		.equ	00e1h		;
;
sid0_c0slot8_1	.btequ	0,c0slot8_1	; Standard-ID1 register [5:0]
sid1_c0slot8_1	.btequ	1,c0slot8_1	;
sid2_c0slot8_1	.btequ	2,c0slot8_1	;
sid3_c0slot8_1	.btequ	3,c0slot8_1	;
sid4_c0slot8_1	.btequ	4,c0slot8_1	;
sid5_c0slot8_1	.btequ	5,c0slot8_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 extension ID0 register
;-------------------------------------------------------
c0slot8_2		.equ	00e2h		;
;
eid14_c0slot8_2	.btequ	0,c0slot8_2	; Extended-ID register [17:14]
eid15_c0slot8_2	.btequ	1,c0slot8_2 ;
eid16_c0slot8_2	.btequ	2,c0slot8_2 ;
eid17_c0slot8_2	.btequ	3,c0slot8_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 extension ID1 register
;-------------------------------------------------------
c0slot8_3		.equ	00e3h		;
;
eid6_c0slot8_3	.btequ	0,c0slot8_3 ; Extended-ID register [13:6]
eid7_c0slot8_3	.btequ	1,c0slot8_3 ;
eid8_c0slot8_3	.btequ	2,c0slot8_3 ;
eid9_c0slot8_3	.btequ	3,c0slot8_3 ;
eid10_c0slot8_3	.btequ	4,c0slot8_3 ;
eid11_c0slot8_3	.btequ	5,c0slot8_3 ;
eid12_c0slot8_3	.btequ	6,c0slot8_3 ;
eid13_c0slot8_3	.btequ	7,c0slot8_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 extension ID2 register
;-------------------------------------------------------
c0slot8_4		.equ	00e4h		;
;
eid0_c0slot8_4	.btequ	0,c0slot8_4	; Extended-ID register [5:0]
eid1_c0slot8_4	.btequ	1,c0slot8_4	;
eid2_c0slot8_4	.btequ	2,c0slot8_4	;
eid3_c0slot8_4	.btequ	3,c0slot8_4	;
eid4_c0slot8_4	.btequ	4,c0slot8_4	;
eid5_c0slot8_4	.btequ	5,c0slot8_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data length code register
;-------------------------------------------------------
c0slot8_5		.equ	00e5h		;
;
dlc0_c0slot8_5	.btequ	0,c0slot8_5	; Data length code
dlc1_c0slot8_5	.btequ	1,c0slot8_5	;
dlc2_c0slot8_5	.btequ	2,c0slot8_5	;
dlc3_c0slot8_5	.btequ	3,c0slot8_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 0 register
;-------------------------------------------------------
c0slot8_6		.equ	00e6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 1 register
;-------------------------------------------------------
c0slot8_7		.equ	00e7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 2 register
;-------------------------------------------------------
c0slot8_8		.equ	00e8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 3 register
;-------------------------------------------------------
c0slot8_9		.equ	00e9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 4 register
;-------------------------------------------------------
c0slot8_10		.equ	00eah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 5 register
;-------------------------------------------------------
c0slot8_11		.equ	00ebh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 6 register
;-------------------------------------------------------
c0slot8_12		.equ	00ech		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 data 7 register
;-------------------------------------------------------
c0slot8_13		.equ	00edh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 time stump high register
;-------------------------------------------------------
c0slot8_14		.equ	00eeh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 8 time stump low register
;-------------------------------------------------------
c0slot8_15		.equ	00efh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 standard ID0 register
;-------------------------------------------------------
c0slot9_0		.equ	00f0h		;
;
sid6_c0slot9_0	.btequ	0,c0slot9_0	; Standard-ID0 register [10:6]
sid7_c0slot9_0	.btequ	1,c0slot9_0	;
sid8_c0slot9_0	.btequ	2,c0slot9_0	;
sid9_c0slot9_0	.btequ	3,c0slot9_0	;
sid10_c0slot9_0	.btequ	4,c0slot9_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 standard ID1 register
;-------------------------------------------------------
c0slot9_1		.equ	00f1h		;
;
sid0_c0slot9_1	.btequ	0,c0slot9_1	; Standard-ID1 register [5:0]
sid1_c0slot9_1	.btequ	1,c0slot9_1	;
sid2_c0slot9_1	.btequ	2,c0slot9_1	;
sid3_c0slot9_1	.btequ	3,c0slot9_1	;
sid4_c0slot9_1	.btequ	4,c0slot9_1	;
sid5_c0slot9_1	.btequ	5,c0slot9_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 extension ID0 register
;-------------------------------------------------------
c0slot9_2		.equ	00f2h		;
;
eid14_c0slot9_2	.btequ	0,c0slot9_2	; Extended-ID register [17:14]
eid15_c0slot9_2	.btequ	1,c0slot9_2 ;
eid16_c0slot9_2	.btequ	2,c0slot9_2 ;
eid17_c0slot9_2	.btequ	3,c0slot9_2 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 extension ID1 register
;-------------------------------------------------------
c0slot9_3		.equ	00f3h		;
;
eid6_c0slot9_3	.btequ	0,c0slot9_3 ; Extended-ID register [13:6]
eid7_c0slot9_3	.btequ	1,c0slot9_3 ;
eid8_c0slot9_3	.btequ	2,c0slot9_3 ;
eid9_c0slot9_3	.btequ	3,c0slot9_3 ;
eid10_c0slot9_3	.btequ	4,c0slot9_3 ;
eid11_c0slot9_3	.btequ	5,c0slot9_3 ;
eid12_c0slot9_3	.btequ	6,c0slot9_3 ;
eid13_c0slot9_3	.btequ	7,c0slot9_3 ;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 extension ID2 register
;-------------------------------------------------------
c0slot9_4		.equ	00f4h		;
;
eid0_c0slot9_4	.btequ	0,c0slot9_4	; Extended-ID register [5:0]
eid1_c0slot9_4	.btequ	1,c0slot9_4	;
eid2_c0slot9_4	.btequ	2,c0slot9_4	;
eid3_c0slot9_4	.btequ	3,c0slot9_4	;
eid4_c0slot9_4	.btequ	4,c0slot9_4	;
eid5_c0slot9_4	.btequ	5,c0slot9_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data length code register
;-------------------------------------------------------
c0slot9_5		.equ	00f5h		;
;
dlc0_c0slot9_5	.btequ	0,c0slot9_5	; Data length code
dlc1_c0slot9_5	.btequ	1,c0slot9_5	;
dlc2_c0slot9_5	.btequ	2,c0slot9_5	;
dlc3_c0slot9_5	.btequ	3,c0slot9_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 0 register
;-------------------------------------------------------
c0slot9_6		.equ	00f6h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 1 register
;-------------------------------------------------------
c0slot9_7		.equ	00f7h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 2 register
;-------------------------------------------------------
c0slot9_8		.equ	00f8h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 3 register
;-------------------------------------------------------
c0slot9_9		.equ	00f9h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 4 register
;-------------------------------------------------------
c0slot9_10		.equ	00fah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 5 register
;-------------------------------------------------------
c0slot9_11		.equ	00fbh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 6 register
;-------------------------------------------------------
c0slot9_12		.equ	00fch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 data 7 register
;-------------------------------------------------------
c0slot9_13		.equ	00fdh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 time stump high register
;-------------------------------------------------------
c0slot9_14		.equ	00feh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 9 time stump low register
;-------------------------------------------------------
c0slot9_15		.equ	00ffh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 standard ID0 register
;-------------------------------------------------------
c0slot10_0		.equ	0100h		;
;
sid6_c0slot10_0		.btequ	0,c0slot10_0	; Standard-ID0 register [10:6]
sid7_c0slot10_0		.btequ	1,c0slot10_0	;
sid8_c0slot10_0		.btequ	2,c0slot10_0	;
sid9_c0slot10_0		.btequ	3,c0slot10_0	;
sid10_c0slot10_0	.btequ	4,c0slot10_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 standard ID1 register
;-------------------------------------------------------
c0slot10_1		.equ	0101h		;
;
sid0_c0slot10_1		.btequ	0,c0slot10_1	; Standard-ID1 register [5:0]
sid1_c0slot10_1		.btequ	1,c0slot10_1	;
sid2_c0slot10_1		.btequ	2,c0slot10_1	;
sid3_c0slot10_1		.btequ	3,c0slot10_1	;
sid4_c0slot10_1		.btequ	4,c0slot10_1	;
sid5_c0slot10_1		.btequ	5,c0slot10_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 extension ID0 register
;-------------------------------------------------------
c0slot10_2		.equ	0102h		;
;
eid14_c0slot10_2	.btequ	0,c0slot10_2	; Extended-ID register [17:14]
eid15_c0slot10_2	.btequ	1,c0slot10_2	;
eid16_c0slot10_2	.btequ	2,c0slot10_2	;
eid17_c0slot10_2	.btequ	3,c0slot10_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 extension ID1 register
;-------------------------------------------------------
c0slot10_3		.equ	0103h		;
;
eid6_c0slot10_3		.btequ	0,c0slot10_3	; Extended-ID register [13:6]
eid7_c0slot10_3		.btequ	1,c0slot10_3	;
eid8_c0slot10_3		.btequ	2,c0slot10_3	;
eid9_c0slot10_3		.btequ	3,c0slot10_3	;
eid10_c0slot10_3	.btequ	4,c0slot10_3	;
eid11_c0slot10_3	.btequ	5,c0slot10_3	;
eid12_c0slot10_3	.btequ	6,c0slot10_3	;
eid13_c0slot10_3	.btequ	7,c0slot10_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 extension ID2 register
;-------------------------------------------------------
c0slot10_4		.equ	0104h		;
;
eid0_c0slot10_4		.btequ	0,c0slot10_4	; Extended-ID register [5:0]
eid1_c0slot10_4		.btequ	1,c0slot10_4	;
eid2_c0slot10_4		.btequ	2,c0slot10_4	;
eid3_c0slot10_4		.btequ	3,c0slot10_4	;
eid4_c0slot10_4		.btequ	4,c0slot10_4	;
eid5_c0slot10_4		.btequ	5,c0slot10_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data length code register
;-------------------------------------------------------
c0slot10_5		.equ	0105h		;
;
dlc0_c0slot10_5		.btequ	0,c0slot10_5	; Data length code
dlc1_c0slot10_5		.btequ	1,c0slot10_5	;
dlc2_c0slot10_5		.btequ	2,c0slot10_5	;
dlc3_c0slot10_5		.btequ	3,c0slot10_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 0 register
;-------------------------------------------------------
c0slot10_6		.equ	0106h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 1 register
;-------------------------------------------------------
c0slot10_7		.equ	0107h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 2 register
;-------------------------------------------------------
c0slot10_8		.equ	0108h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 3 register
;-------------------------------------------------------
c0slot10_9		.equ	0109h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 4 register
;-------------------------------------------------------
c0slot10_10		.equ	010ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 5 register
;-------------------------------------------------------
c0slot10_11		.equ	010bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 6 register
;-------------------------------------------------------
c0slot10_12		.equ	010ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 data 7 register
;-------------------------------------------------------
c0slot10_13		.equ	010dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 time stump high register
;-------------------------------------------------------
c0slot10_14		.equ	010eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 10 time stump low register
;-------------------------------------------------------
c0slot10_15		.equ	010fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 standard ID0 register
;-------------------------------------------------------
c0slot11_0		.equ	0110h		;
;
sid6_c0slot11_0		.btequ	0,c0slot11_0	; Standard-ID0 register [10:6]
sid7_c0slot11_0		.btequ	1,c0slot11_0	;
sid8_c0slot11_0		.btequ	2,c0slot11_0	;
sid9_c0slot11_0		.btequ	3,c0slot11_0	;
sid10_c0slot11_0	.btequ	4,c0slot11_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 standard ID1 register
;-------------------------------------------------------
c0slot11_1		.equ	0111h		;
;
sid0_c0slot11_1		.btequ	0,c0slot11_1	; Standard-ID1 register [5:0]
sid1_c0slot11_1		.btequ	1,c0slot11_1	;
sid2_c0slot11_1		.btequ	2,c0slot11_1	;
sid3_c0slot11_1		.btequ	3,c0slot11_1	;
sid4_c0slot11_1		.btequ	4,c0slot11_1	;
sid5_c0slot11_1		.btequ	5,c0slot11_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 extension ID0 register
;-------------------------------------------------------
c0slot11_2		.equ	0112h		;
;
eid14_c0slot11_2	.btequ	0,c0slot11_2	; Extended-ID register [17:14]
eid15_c0slot11_2	.btequ	1,c0slot11_2	;
eid16_c0slot11_2	.btequ	2,c0slot11_2	;
eid17_c0slot11_2	.btequ	3,c0slot11_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 extension ID1 register
;-------------------------------------------------------
c0slot11_3		.equ	0113h		;
;
eid6_c0slot11_3		.btequ	0,c0slot11_3	; Extended-ID register [13:6]
eid7_c0slot11_3		.btequ	1,c0slot11_3	;
eid8_c0slot11_3		.btequ	2,c0slot11_3	;
eid9_c0slot11_3		.btequ	3,c0slot11_3	;
eid10_c0slot11_3	.btequ	4,c0slot11_3	;
eid11_c0slot11_3	.btequ	5,c0slot11_3	;
eid12_c0slot11_3	.btequ	6,c0slot11_3	;
eid13_c0slot11_3	.btequ	7,c0slot11_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 extension ID2 register
;-------------------------------------------------------
c0slot11_4		.equ	0114h		;
;
eid0_c0slot11_4		.btequ	0,c0slot11_4	; Extended-ID register [5:0]
eid1_c0slot11_4		.btequ	1,c0slot11_4	;
eid2_c0slot11_4		.btequ	2,c0slot11_4	;
eid3_c0slot11_4		.btequ	3,c0slot11_4	;
eid4_c0slot11_4		.btequ	4,c0slot11_4	;
eid5_c0slot11_4		.btequ	5,c0slot11_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data length code register
;-------------------------------------------------------
c0slot11_5		.equ	0115h		;
;
dlc0_c0slot11_5		.btequ	0,c0slot11_5	; Data length code
dlc1_c0slot11_5		.btequ	1,c0slot11_5	;
dlc2_c0slot11_5		.btequ	2,c0slot11_5	;
dlc3_c0slot11_5		.btequ	3,c0slot11_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 0 register
;-------------------------------------------------------
c0slot11_6		.equ	0116h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 1 register
;-------------------------------------------------------
c0slot11_7		.equ	0117h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 2 register
;-------------------------------------------------------
c0slot11_8		.equ	0118h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 3 register
;-------------------------------------------------------
c0slot11_9		.equ	0119h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 4 register
;-------------------------------------------------------
c0slot11_10		.equ	011ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 5 register
;-------------------------------------------------------
c0slot11_11		.equ	011bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 6 register
;-------------------------------------------------------
c0slot11_12		.equ	011ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 data 7 register
;-------------------------------------------------------
c0slot11_13		.equ	011dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 time stump high register
;-------------------------------------------------------
c0slot11_14		.equ	011eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 11 time stump low register
;-------------------------------------------------------
c0slot11_15		.equ	011fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 standard ID0 register
;-------------------------------------------------------
c0slot12_0		.equ	0120h		;
;
sid6_c0slot12_0		.btequ	0,c0slot12_0	; Standard-ID0 register [10:6]
sid7_c0slot12_0		.btequ	1,c0slot12_0	;
sid8_c0slot12_0		.btequ	2,c0slot12_0	;
sid9_c0slot12_0		.btequ	3,c0slot12_0	;
sid10_c0slot12_0	.btequ	4,c0slot12_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 standard ID1 register
;-------------------------------------------------------
c0slot12_1		.equ	0121h		;
;
sid0_c0slot12_1		.btequ	0,c0slot12_1	; Standard-ID1 register [5:0]
sid1_c0slot12_1		.btequ	1,c0slot12_1	;
sid2_c0slot12_1		.btequ	2,c0slot12_1	;
sid3_c0slot12_1		.btequ	3,c0slot12_1	;
sid4_c0slot12_1		.btequ	4,c0slot12_1	;
sid5_c0slot12_1		.btequ	5,c0slot12_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 extension ID0 register
;-------------------------------------------------------
c0slot12_2		.equ	0122h		;
;
eid14_c0slot12_2	.btequ	0,c0slot12_2	; Extended-ID register [17:14]
eid15_c0slot12_2	.btequ	1,c0slot12_2	;
eid16_c0slot12_2	.btequ	2,c0slot12_2	;
eid17_c0slot12_2	.btequ	3,c0slot12_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 extension ID1 register
;-------------------------------------------------------
c0slot12_3		.equ	0123h		;
;
eid6_c0slot12_3		.btequ	0,c0slot12_3	; Extended-ID register [13:6]
eid7_c0slot12_3		.btequ	1,c0slot12_3	;
eid8_c0slot12_3		.btequ	2,c0slot12_3	;
eid9_c0slot12_3		.btequ	3,c0slot12_3	;
eid10_c0slot12_3	.btequ	4,c0slot12_3	;
eid11_c0slot12_3	.btequ	5,c0slot12_3	;
eid12_c0slot12_3	.btequ	6,c0slot12_3	;
eid13_c0slot12_3	.btequ	7,c0slot12_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 extension ID2 register
;-------------------------------------------------------
c0slot12_4		.equ	0124h		;
;
eid0_c0slot12_4		.btequ	0,c0slot12_4	; Extended-ID register [5:0]
eid1_c0slot12_4		.btequ	1,c0slot12_4	;
eid2_c0slot12_4		.btequ	2,c0slot12_4	;
eid3_c0slot12_4		.btequ	3,c0slot12_4	;
eid4_c0slot12_4		.btequ	4,c0slot12_4	;
eid5_c0slot12_4		.btequ	5,c0slot12_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data length code register
;-------------------------------------------------------
c0slot12_5		.equ	0125h		;
;
dlc0_c0slot12_5		.btequ	0,c0slot12_5	; Data length code
dlc1_c0slot12_5		.btequ	1,c0slot12_5	;
dlc2_c0slot12_5		.btequ	2,c0slot12_5	;
dlc3_c0slot12_5		.btequ	3,c0slot12_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 0 register
;-------------------------------------------------------
c0slot12_6		.equ	0126h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 1 register
;-------------------------------------------------------
c0slot12_7		.equ	0127h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 2 register
;-------------------------------------------------------
c0slot12_8		.equ	0128h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 3 register
;-------------------------------------------------------
c0slot12_9		.equ	0129h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 4 register
;-------------------------------------------------------
c0slot12_10		.equ	012ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 5 register
;-------------------------------------------------------
c0slot12_11		.equ	012bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 6 register
;-------------------------------------------------------
c0slot12_12		.equ	012ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 data 7 register
;-------------------------------------------------------
c0slot12_13		.equ	012dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 time stump high register
;-------------------------------------------------------
c0slot12_14		.equ	012eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 12 time stump low register
;-------------------------------------------------------
c0slot12_15		.equ	012fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 standard ID0 register
;-------------------------------------------------------
c0slot13_0		.equ	0130h		;
;
sid6_c0slot13_0		.btequ	0,c0slot13_0	; Standard-ID0 register [10:6]
sid7_c0slot13_0		.btequ	1,c0slot13_0	;
sid8_c0slot13_0		.btequ	2,c0slot13_0	;
sid9_c0slot13_0		.btequ	3,c0slot13_0	;
sid10_c0slot13_0	.btequ	4,c0slot13_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 standard ID1 register
;-------------------------------------------------------
c0slot13_1		.equ	0131h		;
;
sid0_c0slot13_1		.btequ	0,c0slot13_1	; Standard-ID1 register [5:0]
sid1_c0slot13_1		.btequ	1,c0slot13_1	;
sid2_c0slot13_1		.btequ	2,c0slot13_1	;
sid3_c0slot13_1		.btequ	3,c0slot13_1	;
sid4_c0slot13_1		.btequ	4,c0slot13_1	;
sid5_c0slot13_1		.btequ	5,c0slot13_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 extension ID0 register
;-------------------------------------------------------
c0slot13_2		.equ	0132h		;
;
eid14_c0slot13_2	.btequ	0,c0slot13_2	; Extended-ID register [17:14]
eid15_c0slot13_2	.btequ	1,c0slot13_2	;
eid16_c0slot13_2	.btequ	2,c0slot13_2	;
eid17_c0slot13_2	.btequ	3,c0slot13_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 extension ID1 register
;-------------------------------------------------------
c0slot13_3		.equ	0133h		;
;
eid6_c0slot13_3		.btequ	0,c0slot13_3	; Extended-ID register [13:6]
eid7_c0slot13_3		.btequ	1,c0slot13_3	;
eid8_c0slot13_3		.btequ	2,c0slot13_3	;
eid9_c0slot13_3		.btequ	3,c0slot13_3	;
eid10_c0slot13_3	.btequ	4,c0slot13_3	;
eid11_c0slot13_3	.btequ	5,c0slot13_3	;
eid12_c0slot13_3	.btequ	6,c0slot13_3	;
eid13_c0slot13_3	.btequ	7,c0slot13_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 extension ID2 register
;-------------------------------------------------------
c0slot13_4		.equ	0134h		;
;
eid0_c0slot13_4		.btequ	0,c0slot13_4	; Extended-ID register [5:0]
eid1_c0slot13_4		.btequ	1,c0slot13_4	;
eid2_c0slot13_4		.btequ	2,c0slot13_4	;
eid3_c0slot13_4		.btequ	3,c0slot13_4	;
eid4_c0slot13_4		.btequ	4,c0slot13_4	;
eid5_c0slot13_4		.btequ	5,c0slot13_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data length code register
;-------------------------------------------------------
c0slot13_5		.equ	0135h		;
;
dlc0_c0slot13_5		.btequ	0,c0slot13_5	; Data length code
dlc1_c0slot13_5		.btequ	1,c0slot13_5	;
dlc2_c0slot13_5		.btequ	2,c0slot13_5	;
dlc3_c0slot13_5		.btequ	3,c0slot13_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 0 register
;-------------------------------------------------------
c0slot13_6		.equ	0136h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 1 register
;-------------------------------------------------------
c0slot13_7		.equ	0137h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 2 register
;-------------------------------------------------------
c0slot13_8		.equ	0138h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 3 register
;-------------------------------------------------------
c0slot13_9		.equ	0139h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 4 register
;-------------------------------------------------------
c0slot13_10		.equ	013ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 5 register
;-------------------------------------------------------
c0slot13_11		.equ	013bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 6 register
;-------------------------------------------------------
c0slot13_12		.equ	013ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 data 7 register
;-------------------------------------------------------
c0slot13_13		.equ	013dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 time stump high register
;-------------------------------------------------------
c0slot13_14		.equ	013eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 13 time stump low register
;-------------------------------------------------------
c0slot13_15		.equ	013fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 standard ID0 register
;-------------------------------------------------------
c0slot14_0		.equ	0140h		;
;
sid6_c0slot14_0		.btequ	0,c0slot14_0	; Standard-ID0 register [10:6]
sid7_c0slot14_0		.btequ	1,c0slot14_0	;
sid8_c0slot14_0		.btequ	2,c0slot14_0	;
sid9_c0slot14_0		.btequ	3,c0slot14_0	;
sid10_c0slot14_0	.btequ	4,c0slot14_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 standard ID1 register
;-------------------------------------------------------
c0slot14_1		.equ	0141h		;
;
sid0_c0slot14_1		.btequ	0,c0slot14_1	; Standard-ID1 register [5:0]
sid1_c0slot14_1		.btequ	1,c0slot14_1	;
sid2_c0slot14_1		.btequ	2,c0slot14_1	;
sid3_c0slot14_1		.btequ	3,c0slot14_1	;
sid4_c0slot14_1		.btequ	4,c0slot14_1	;
sid5_c0slot14_1		.btequ	5,c0slot14_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 extension ID0 register
;-------------------------------------------------------
c0slot14_2		.equ	0142h		;
;
eid14_c0slot14_2	.btequ	0,c0slot14_2	; Extended-ID register [17:14]
eid15_c0slot14_2	.btequ	1,c0slot14_2	;
eid16_c0slot14_2	.btequ	2,c0slot14_2	;
eid17_c0slot14_2	.btequ	3,c0slot14_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 extension ID1 register
;-------------------------------------------------------
c0slot14_3		.equ	0143h		;
;
eid6_c0slot14_3		.btequ	0,c0slot14_3	; Extended-ID register [13:6]
eid7_c0slot14_3		.btequ	1,c0slot14_3	;
eid8_c0slot14_3		.btequ	2,c0slot14_3	;
eid9_c0slot14_3		.btequ	3,c0slot14_3	;
eid10_c0slot14_3	.btequ	4,c0slot14_3	;
eid11_c0slot14_3	.btequ	5,c0slot14_3	;
eid12_c0slot14_3	.btequ	6,c0slot14_3	;
eid13_c0slot14_3	.btequ	7,c0slot14_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 extension ID2 register
;-------------------------------------------------------
c0slot14_4		.equ	0144h		;
;
eid0_c0slot14_4		.btequ	0,c0slot14_4	; Extended-ID register [5:0]
eid1_c0slot14_4		.btequ	1,c0slot14_4	;
eid2_c0slot14_4		.btequ	2,c0slot14_4	;
eid3_c0slot14_4		.btequ	3,c0slot14_4	;
eid4_c0slot14_4		.btequ	4,c0slot14_4	;
eid5_c0slot14_4		.btequ	5,c0slot14_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data length code register
;-------------------------------------------------------
c0slot14_5		.equ	0145h		;
;
dlc0_c0slot14_5		.btequ	0,c0slot14_5	; Data length code
dlc1_c0slot14_5		.btequ	1,c0slot14_5	;
dlc2_c0slot14_5		.btequ	2,c0slot14_5	;
dlc3_c0slot14_5		.btequ	3,c0slot14_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 0 register
;-------------------------------------------------------
c0slot14_6		.equ	0146h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 1 register
;-------------------------------------------------------
c0slot14_7		.equ	0147h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 2 register
;-------------------------------------------------------
c0slot14_8		.equ	0148h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 3 register
;-------------------------------------------------------
c0slot14_9		.equ	0149h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 4 register
;-------------------------------------------------------
c0slot14_10		.equ	014ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 5 register
;-------------------------------------------------------
c0slot14_11		.equ	014bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 6 register
;-------------------------------------------------------
c0slot14_12		.equ	014ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 data 7 register
;-------------------------------------------------------
c0slot14_13		.equ	014dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 time stump high register
;-------------------------------------------------------
c0slot14_14		.equ	014eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 14 time stump low register
;-------------------------------------------------------
c0slot14_15		.equ	014fh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 standard ID0 register
;-------------------------------------------------------
c0slot15_0		.equ	0150h		;
;
sid6_c0slot15_0		.btequ	0,c0slot15_0	; Standard-ID0 register [10:6]
sid7_c0slot15_0		.btequ	1,c0slot15_0	;
sid8_c0slot15_0		.btequ	2,c0slot15_0	;
sid9_c0slot15_0		.btequ	3,c0slot15_0	;
sid10_c0slot15_0	.btequ	4,c0slot15_0	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 standard ID1 register
;-------------------------------------------------------
c0slot15_1		.equ	0151h		;
;
sid0_c0slot15_1		.btequ	0,c0slot15_1	; Standard-ID1 register [5:0]
sid1_c0slot15_1		.btequ	1,c0slot15_1	;
sid2_c0slot15_1		.btequ	2,c0slot15_1	;
sid3_c0slot15_1		.btequ	3,c0slot15_1	;
sid4_c0slot15_1		.btequ	4,c0slot15_1	;
sid5_c0slot15_1		.btequ	5,c0slot15_1	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 extension ID0 register
;-------------------------------------------------------
c0slot15_2		.equ	0152h		;
;
eid14_c0slot15_2	.btequ	0,c0slot15_2	; Extended-ID register [17:14]
eid15_c0slot15_2	.btequ	1,c0slot15_2	;
eid16_c0slot15_2	.btequ	2,c0slot15_2	;
eid17_c0slot15_2	.btequ	3,c0slot15_2	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 extension ID1 register
;-------------------------------------------------------
c0slot15_3		.equ	0153h		;
;
eid6_c0slot15_3		.btequ	0,c0slot15_3	; Extended-ID register [13:6]
eid7_c0slot15_3		.btequ	1,c0slot15_3	;
eid8_c0slot15_3		.btequ	2,c0slot15_3	;
eid9_c0slot15_3		.btequ	3,c0slot15_3	;
eid10_c0slot15_3	.btequ	4,c0slot15_3	;
eid11_c0slot15_3	.btequ	5,c0slot15_3	;
eid12_c0slot15_3	.btequ	6,c0slot15_3	;
eid13_c0slot15_3	.btequ	7,c0slot15_3	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 extension ID2 register
;-------------------------------------------------------
c0slot15_4		.equ	0154h		;
;
eid0_c0slot15_4		.btequ	0,c0slot15_4	; Extended-ID register [5:0]
eid1_c0slot15_4		.btequ	1,c0slot15_4	;
eid2_c0slot15_4		.btequ	2,c0slot15_4	;
eid3_c0slot15_4		.btequ	3,c0slot15_4	;
eid4_c0slot15_4		.btequ	4,c0slot15_4	;
eid5_c0slot15_4		.btequ	5,c0slot15_4	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data length code register
;-------------------------------------------------------
c0slot15_5		.equ	0155h		;
;
dlc0_c0slot15_5		.btequ	0,c0slot15_5	; Data length code
dlc1_c0slot15_5		.btequ	1,c0slot15_5	;
dlc2_c0slot15_5		.btequ	2,c0slot15_5	;
dlc3_c0slot15_5		.btequ	3,c0slot15_5	;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 0 register
;-------------------------------------------------------
c0slot15_6		.equ	0156h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 1 register
;-------------------------------------------------------
c0slot15_7		.equ	0157h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 2 register
;-------------------------------------------------------
c0slot15_8		.equ	0158h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 3 register
;-------------------------------------------------------
c0slot15_9		.equ	0159h		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 4 register
;-------------------------------------------------------
c0slot15_10		.equ	015ah		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 5 register
;-------------------------------------------------------
c0slot15_11		.equ	015bh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 6 register
;-------------------------------------------------------
c0slot15_12		.equ	015ch		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 data 7 register
;-------------------------------------------------------
c0slot15_13		.equ	015dh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 time stump high register
;-------------------------------------------------------
c0slot15_14		.equ	015eh		;
;
;-------------------------------------------------------
;	can0 message slot beffer 15 time stump low register
;-------------------------------------------------------
c0slot15_15		.equ	015fh		;
;
;-------------------------------------------------------
;	can0 global mask standard ID0 register
;-------------------------------------------------------
c0gmr0			.equ	0160h		;
;
sid6_c0gmr0		.btequ	0,c0gmr0	; Standard-ID register [10:6]
sid7_c0gmr0		.btequ	1,c0gmr0	;
sid8_c0gmr0		.btequ	2,c0gmr0	;
sid9_c0gmr0		.btequ	3,c0gmr0	;
sid10_c0gmr0	.btequ	4,c0gmr0	;
;
;-------------------------------------------------------
;	can0 global mask standard ID1 register
;-------------------------------------------------------
c0gmr1			.equ	0161h		;
;
sid0_c0gmr1		.btequ	0,c0gmr1	; Standard-ID register [5:0]
sid1_c0gmr1		.btequ	1,c0gmr1	;
sid2_c0gmr1		.btequ	2,c0gmr1	;
sid3_c0gmr1		.btequ	3,c0gmr1	;
sid4_c0gmr1		.btequ	4,c0gmr1	;
sid5_c0gmr1		.btequ	5,c0gmr1	;
;
;-------------------------------------------------------
;	can0 global mask extension ID0 register
;-------------------------------------------------------
c0gmr2			.equ	0162h		;
;
eid14_c0gmr2	.btequ	0,c0gmr2	; Extended-ID register [17:14]
eid15_c0gmr2	.btequ	1,c0gmr2	;
eid16_c0gmr2	.btequ	2,c0gmr2	;
eid17_c0gmr2	.btequ	3,c0gmr2	;
;
;-------------------------------------------------------
;	can0 global mask extension ID1 register
;-------------------------------------------------------
c0gmr3			.equ	0163h		;
;
eid6_c0gmr3		.btequ	0,c0gmr3	; Extended-ID register [13:6]
eid7_c0gmr3		.btequ	1,c0gmr3	;
eid8_c0gmr3		.btequ	2,c0gmr3	;
eid9_c0gmr3		.btequ	3,c0gmr3	;
eid10_c0gmr3	.btequ	4,c0gmr3	;
eid11_c0gmr3	.btequ	5,c0gmr3	;
eid12_c0gmr3	.btequ	6,c0gmr3	;
eid13_c0gmr3	.btequ	7,c0gmr3	;
;
;-------------------------------------------------------
;	can0 global mask extension ID2 register
;-------------------------------------------------------
c0gmr4			.equ	0164h		;
;
eid0_c0gmr4		.btequ	0,c0gmr4	; Extended-ID register [5:0]
eid1_c0gmr4		.btequ	1,c0gmr4	;
eid2_c0gmr4		.btequ	2,c0gmr4	;
eid3_c0gmr4		.btequ	3,c0gmr4	;
eid4_c0gmr4		.btequ	4,c0gmr4	;
eid5_c0gmr4		.btequ	5,c0gmr4	;
;
;-------------------------------------------------------
;	can0 local mask standard ID0 register A
;-------------------------------------------------------
c0lmar0			.equ	0166h		;
;
sid6_c0lmar0	.btequ	0,c0lmar0	; Standard-ID register [10:6]
sid7_c0lmar0	.btequ	1,c0lmar0	;
sid8_c0lmar0	.btequ	2,c0lmar0	;
sid9_c0lmar0	.btequ	3,c0lmar0	;
sid10_c0lmar0	.btequ	4,c0lmar0	;
;
;-------------------------------------------------------
;	can0 local mask standard ID1 register A
;-------------------------------------------------------
c0lmar1			.equ	0167h		;
;
sid0_c0lmar1	.btequ	0,c0lmar1	; Standard-ID register [5:0]
sid1_c0lmar1	.btequ	1,c0lmar1	;
sid2_c0lmar1	.btequ	2,c0lmar1	;
sid3_c0lmar1	.btequ	3,c0lmar1	;
sid4_c0lmar1	.btequ	4,c0lmar1	;
sid5_c0lmar1	.btequ	5,c0lmar1	;
;
;-------------------------------------------------------
;	can0 local mask standard ID2 register A
;-------------------------------------------------------
c0lmar2			.equ	0168h		;
;
eid14_c0lmar2	.btequ	0,c0lmar2	; Extended-ID register [17:14]
eid15_c0lmar2	.btequ	1,c0lmar2	;
eid16_c0lmar2	.btequ	2,c0lmar2	;
eid17_c0lmar2	.btequ	3,c0lmar2	;
;
;-------------------------------------------------------
;	can0 local mask standard ID3 register A
;-------------------------------------------------------
c0lmar3			.equ	0169h		;
;
eid6_c0lmar3	.btequ	0,c0lmar3	; Extended-ID register [13:6]
eid7_c0lmar3	.btequ	1,c0lmar3	;
eid8_c0lmar3	.btequ	2,c0lmar3	;
eid9_c0lmar3	.btequ	3,c0lmar3	;
eid10_c0lmar3	.btequ	4,c0lmar3	;
eid11_c0lmar3	.btequ	5,c0lmar3	;
eid12_c0lmar3	.btequ	6,c0lmar3	;
eid13_c0lmar3	.btequ	7,c0lmar3	;
;
;-------------------------------------------------------
;	can0 local mask standard ID4 register A
;-------------------------------------------------------
c0lmar4			.equ	016ah		;
;
eid0_c0lmar4	.btequ	0,c0lmar4	; Extended-ID register [5:0]
eid1_c0lmar4	.btequ	1,c0lmar4	;
eid2_c0lmar4	.btequ	2,c0lmar4	;
eid3_c0lmar4	.btequ	3,c0lmar4	;
eid4_c0lmar4	.btequ	4,c0lmar4	;
eid5_c0lmar4	.btequ	5,c0lmar4	;
;
;-------------------------------------------------------
;	can0 local mask standard ID0 register B
;-------------------------------------------------------
c0lmbr0			.equ	016ch		;
;
sid6_c0lmbr0	.btequ	0,c0lmbr0	; Standard-ID register [10:6]
sid7_c0lmbr0	.btequ	1,c0lmbr0	;
sid8_c0lmbr0	.btequ	2,c0lmbr0	;
sid9_c0lmbr0	.btequ	3,c0lmbr0	;
sid10_c0lmbr0	.btequ	4,c0lmbr0	;
;
;-------------------------------------------------------
;	can0 local mask standard ID1 register B
;-------------------------------------------------------
c0lmbr1			.equ	016dh		;
;
sid0_c0lmbr1	.btequ	0,c0lmbr1	; Standard-ID register [5:0]
sid1_c0lmbr1	.btequ	1,c0lmbr1	;
sid2_c0lmbr1	.btequ	2,c0lmbr1	;
sid3_c0lmbr1	.btequ	3,c0lmbr1	;
sid4_c0lmbr1	.btequ	4,c0lmbr1	;
sid5_c0lmbr1	.btequ	5,c0lmbr1	;
;
;-------------------------------------------------------
;	can0 local mask standard ID2 register B
;-------------------------------------------------------
c0lmbr2			.equ	016eh		;
;
eid14_c0lmbr2	.btequ	0,c0lmbr2	; Extended-ID register [17:14]
eid15_c0lmbr2	.btequ	1,c0lmbr2	;
eid16_c0lmbr2	.btequ	2,c0lmbr2	;
eid17_c0lmbr2	.btequ	3,c0lmbr2	;
;
;-------------------------------------------------------
;	can0 local mask standard ID3 register B
;-------------------------------------------------------
c0lmbr3			.equ	016fh		;
;
eid6_c0lmbr3	.btequ	0,c0lmbr3	; Extended-ID register [13:6]
eid7_c0lmbr3	.btequ	1,c0lmbr3	;
eid8_c0lmbr3	.btequ	2,c0lmbr3	;
eid9_c0lmbr3	.btequ	3,c0lmbr3	;
eid10_c0lmbr3	.btequ	4,c0lmbr3	;
eid11_c0lmbr3	.btequ	5,c0lmbr3	;
eid12_c0lmbr3	.btequ	6,c0lmbr3	;
eid13_c0lmbr3	.btequ	7,c0lmbr3	;
;
;-------------------------------------------------------
;	can0 local mask standard ID4 register B
;-------------------------------------------------------
c0lmbr4			.equ	0170h		;
;
eid0_c0lmbr4	.btequ	0,c0lmbr4	; Extended-ID register [5:0]
eid1_c0lmbr4	.btequ	1,c0lmbr4	;
eid2_c0lmbr4	.btequ	2,c0lmbr4	;
eid3_c0lmbr4	.btequ	3,c0lmbr4	;
eid4_c0lmbr4	.btequ	4,c0lmbr4	;
eid5_c0lmbr4	.btequ	5,c0lmbr4	;
;
;-------------------------------------------------------
;	Flash memory control register 4
;-------------------------------------------------------
fmr4		.equ		01b3h
;
fmr40		.btequ		0,fmr4		; Suspend enable
fmr41		.btequ		1,fmr4		; Suspend request
fmr46		.btequ		6,fmr4		; Suspend status
;
;-------------------------------------------------------
;	Flash memory control register 1
;-------------------------------------------------------
fmr1		.equ		01b5h
;
fmr11		.btequ		1,fmr1		; EW1 mode select bit
fmr16		.btequ		6,fmr1		; Block 0 to 4 write enable bit
fmr17       .btequ      7,fmr1      ; Block A, B access wait bit
;
;-------------------------------------------------------
;	Flash memory control register 0
;-------------------------------------------------------
fmr0		.equ		01b7h
;
fmr00		.btequ		0,fmr0		; RY/BY status flag
fmr01		.btequ		1,fmr0		; EW entry bit
fmr02		.btequ		2,fmr0		; Block 0, 1 write enable bit
fmstp		.btequ		3,fmr0		; Flash memory stop bit
fmr06		.btequ		6,fmr0		; Program status flag
fmr07		.btequ		7,fmr0		; Erase status flag
;
;-------------------------------------------------------
;	can0 message slot 0 control register
;-------------------------------------------------------
c0mctl0		.equ		0200h			;
;
sentdata_c0mctl0	.btequ	0,c0mctl0	; Successful transmission flag
newdata_c0mctl0		.btequ	0,c0mctl0	; Successful reception flag
trmactive_c0mctl0	.btequ	1,c0mctl0	; Under transmission flag
invaldata_c0mctl0	.btequ	1,c0mctl0	; Under reception flag
msglost_c0mctl0		.btequ	2,c0mctl0	; Overwrite flag
remactive_c0mctl0	.btequ	3,c0mctl0	; Remote frame transmission/reception status flag
rsplock_c0mctl0		.btequ	4,c0mctl0	; Transmission reception auto response lock mode select bit
remote_c0mctl0		.btequ	5,c0mctl0	; Remote frame corresponding slot select bit
recreq_c0mctl0		.btequ	6,c0mctl0	; Reception slot requiest bit
trmreq_c0mctl0		.btequ	7,c0mctl0	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 1 control register
;-------------------------------------------------------
c0mctl1		.equ		0201h			;
;
sentdata_c0mctl1	.btequ	0,c0mctl1	; Successful transmission flag
newdata_c0mctl1		.btequ	0,c0mctl1	; Successful reception flag
trmactive_c0mctl1	.btequ	1,c0mctl1	; Under transmission flag
invaldata_c0mctl1	.btequ	1,c0mctl1	; Under reception flag
msglost_c0mctl1		.btequ	2,c0mctl1	; Overwrite flag
remactive_c0mctl1	.btequ	3,c0mctl1	; Remote frame transmission/reception status flag
rsplock_c0mctl1		.btequ	4,c0mctl1	; Transmission reception auto response lock mode select bit
remote_c0mctl1		.btequ	5,c0mctl1	; Remote frame corresponding slot select bit
recreq_c0mctl1		.btequ	6,c0mctl1	; Reception slot requiest bit
trmreq_c0mctl1		.btequ	7,c0mctl1	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 2 control register
;-------------------------------------------------------
c0mctl2		.equ		0202h			;
;
sentdata_c0mctl2	.btequ	0,c0mctl2	; Successful transmission flag
newdata_c0mctl2		.btequ	0,c0mctl2	; Successful reception flag
trmactive_c0mctl2	.btequ	1,c0mctl2	; Under transmission flag
invaldata_c0mctl2	.btequ	1,c0mctl2	; Under reception flag
msglost_c0mctl2		.btequ	2,c0mctl2	; Overwrite flag
remactive_c0mctl2	.btequ	3,c0mctl2	; Remote frame transmission/reception status flag
rsplock_c0mctl2		.btequ	4,c0mctl2	; Transmission reception auto response lock mode select bit
remote_c0mctl2		.btequ	5,c0mctl2	; Remote frame corresponding slot select bit
recreq_c0mctl2		.btequ	6,c0mctl2	; Reception slot requiest bit
trmreq_c0mctl2		.btequ	7,c0mctl2	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 3 control register
;-------------------------------------------------------
c0mctl3		.equ		0203h			;
;
sentdata_c0mctl3	.btequ	0,c0mctl3	; Successful transmission flag
newdata_c0mctl3		.btequ	0,c0mctl3	; Successful reception flag
trmactive_c0mctl3	.btequ	1,c0mctl3	; Under transmission flag
invaldata_c0mctl3	.btequ	1,c0mctl3	; Under reception flag
msglost_c0mctl3		.btequ	2,c0mctl3	; Overwrite flag
remactive_c0mctl3	.btequ	3,c0mctl3	; Remote frame transmission/reception status flag
rsplock_c0mctl3		.btequ	4,c0mctl3	; Transmission reception auto response lock mode select bit
remote_c0mctl3		.btequ	5,c0mctl3	; Remote frame corresponding slot select bit
recreq_c0mctl3		.btequ	6,c0mctl3	; Reception slot requiest bit
trmreq_c0mctl3		.btequ	7,c0mctl3	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 4 control register
;-------------------------------------------------------
c0mctl4		.equ		0204h			;
;
sentdata_c0mctl4	.btequ	0,c0mctl4	; Successful transmission flag
newdata_c0mctl4		.btequ	0,c0mctl4	; Successful reception flag
trmactive_c0mctl4	.btequ	1,c0mctl4	; Under transmission flag
invaldata_c0mctl4	.btequ	1,c0mctl4	; Under reception flag
msglost_c0mctl4		.btequ	2,c0mctl4	; Overwrite flag
remactive_c0mctl4	.btequ	3,c0mctl4	; Remote frame transmission/reception status flag
rsplock_c0mctl4		.btequ	4,c0mctl4	; Transmission reception auto response lock mode select bit
remote_c0mctl4		.btequ	5,c0mctl4	; Remote frame corresponding slot select bit
recreq_c0mctl4		.btequ	6,c0mctl4	; Reception slot requiest bit
trmreq_c0mctl4		.btequ	7,c0mctl4	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 5 control register
;-------------------------------------------------------
c0mctl5		.equ		0205h			;
;
sentdata_c0mctl5	.btequ	0,c0mctl5	; Successful transmission flag
newdata_c0mctl5		.btequ	0,c0mctl5	; Successful reception flag
trmactive_c0mctl5	.btequ	1,c0mctl5	; Under transmission flag
invaldata_c0mctl5	.btequ	1,c0mctl5	; Under reception flag
msglost_c0mctl5		.btequ	2,c0mctl5	; Overwrite flag
remactive_c0mctl5	.btequ	3,c0mctl5	; Remote frame transmission/reception status flag
rsplock_c0mctl5		.btequ	4,c0mctl5	; Transmission reception auto response lock mode select bit
remote_c0mctl5		.btequ	5,c0mctl5	; Remote frame corresponding slot select bit
recreq_c0mctl5		.btequ	6,c0mctl5	; Reception slot requiest bit
trmreq_c0mctl5		.btequ	7,c0mctl5	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 6 control register
;-------------------------------------------------------
c0mctl6		.equ		0206h			;
;
sentdata_c0mctl6	.btequ	0,c0mctl6	; Successful transmission flag
newdata_c0mctl6		.btequ	0,c0mctl6	; Successful reception flag
trmactive_c0mctl6	.btequ	1,c0mctl6	; Under transmission flag
invaldata_c0mctl6	.btequ	1,c0mctl6	; Under reception flag
msglost_c0mctl6		.btequ	2,c0mctl6	; Overwrite flag
remactive_c0mctl6	.btequ	3,c0mctl6	; Remote frame transmission/reception status flag
rsplock_c0mctl6		.btequ	4,c0mctl6	; Transmission reception auto response lock mode select bit
remote_c0mctl6		.btequ	5,c0mctl6	; Remote frame corresponding slot select bit
recreq_c0mctl6		.btequ	6,c0mctl6	; Reception slot requiest bit
trmreq_c0mctl6		.btequ	7,c0mctl6	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 7 control register
;-------------------------------------------------------
c0mctl7		.equ		0207h			;
;
sentdata_c0mctl7	.btequ	0,c0mctl7	; Successful transmission flag
newdata_c0mctl7		.btequ	0,c0mctl7	; Successful reception flag
trmactive_c0mctl7	.btequ	1,c0mctl7	; Under transmission flag
invaldata_c0mctl7	.btequ	1,c0mctl7	; Under reception flag
msglost_c0mctl7		.btequ	2,c0mctl7	; Overwrite flag
remactive_c0mctl7	.btequ	3,c0mctl7	; Remote frame transmission/reception status flag
rsplock_c0mctl7		.btequ	4,c0mctl7	; Transmission reception auto response lock mode select bit
remote_c0mctl7		.btequ	5,c0mctl7	; Remote frame corresponding slot select bit
recreq_c0mctl7		.btequ	6,c0mctl7	; Reception slot requiest bit
trmreq_c0mctl7		.btequ	7,c0mctl7	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 8 control register
;-------------------------------------------------------
c0mctl8		.equ		0208h			;
;
sentdata_c0mctl8	.btequ	0,c0mctl8	; Successful transmission flag
newdata_c0mctl8		.btequ	0,c0mctl8	; Successful reception flag
trmactive_c0mctl8	.btequ	1,c0mctl8	; Under transmission flag
invaldata_c0mctl8	.btequ	1,c0mctl8	; Under reception flag
msglost_c0mctl8		.btequ	2,c0mctl8	; Overwrite flag
remactive_c0mctl8	.btequ	3,c0mctl8	; Remote frame transmission/reception status flag
rsplock_c0mctl8		.btequ	4,c0mctl8	; Transmission reception auto response lock mode select bit
remote_c0mctl8		.btequ	5,c0mctl8	; Remote frame corresponding slot select bit
recreq_c0mctl8		.btequ	6,c0mctl8	; Reception slot requiest bit
trmreq_c0mctl8		.btequ	7,c0mctl8	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 9 control register
;-------------------------------------------------------
c0mctl9		.equ		0209h			;
;
sentdata_c0mctl9	.btequ	0,c0mctl9	; Successful transmission flag
newdata_c0mctl9		.btequ	0,c0mctl9	; Successful reception flag
trmactive_c0mctl9	.btequ	1,c0mctl9	; Under transmission flag
invaldata_c0mctl9	.btequ	1,c0mctl9	; Under reception flag
msglost_c0mctl9		.btequ	2,c0mctl9	; Overwrite flag
remactive_c0mctl9	.btequ	3,c0mctl9	; Remote frame transmission/reception status flag
rsplock_c0mctl9		.btequ	4,c0mctl9	; Transmission reception auto response lock mode select bit
remote_c0mctl9		.btequ	5,c0mctl9	; Remote frame corresponding slot select bit
recreq_c0mctl9		.btequ	6,c0mctl9	; Reception slot requiest bit
trmreq_c0mctl9		.btequ	7,c0mctl9	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 10 control register
;-------------------------------------------------------
c0mctl10		.equ		020ah			;
;
sentdata_c0mctl10	.btequ	0,c0mctl10	; Successful transmission flag
newdata_c0mctl10	.btequ	0,c0mctl10	; Successful reception flag
trmactive_c0mctl10	.btequ	1,c0mctl10	; Under transmission flag
invaldata_c0mctl10	.btequ	1,c0mctl10	; Under reception flag
msglost_c0mctl10	.btequ	2,c0mctl10	; Overwrite flag
remactive_c0mctl10	.btequ	3,c0mctl10	; Remote frame transmission/reception status flag
rsplock_c0mctl10	.btequ	4,c0mctl10	; Transmission reception auto response lock mode select bit
remote_c0mctl10		.btequ	5,c0mctl10	; Remote frame corresponding slot select bit
recreq_c0mctl10		.btequ	6,c0mctl10	; Reception slot requiest bit
trmreq_c0mctl10		.btequ	7,c0mctl10	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 11 control register
;-------------------------------------------------------
c0mctl11		.equ		020bh			;
;
sentdata_c0mctl11	.btequ	0,c0mctl11	; Successful transmission flag
newdata_c0mctl11	.btequ	0,c0mctl11	; Successful reception flag
trmactive_c0mctl11	.btequ	1,c0mctl11	; Under transmission flag
invaldata_c0mctl11	.btequ	1,c0mctl11	; Under reception flag
msglost_c0mctl11	.btequ	2,c0mctl11	; Overwrite flag
remactive_c0mctl11	.btequ	3,c0mctl11	; Remote frame transmission/reception status flag
rsplock_c0mctl11	.btequ	4,c0mctl11	; Transmission reception auto response lock mode select bit
remote_c0mctl11		.btequ	5,c0mctl11	; Remote frame corresponding slot select bit
recreq_c0mctl11		.btequ	6,c0mctl11	; Reception slot requiest bit
trmreq_c0mctl11		.btequ	7,c0mctl11	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 12 control register
;-------------------------------------------------------
c0mctl12		.equ		020ch			;
;
sentdata_c0mctl12	.btequ	0,c0mctl12	; Successful transmission flag
newdata_c0mctl12	.btequ	0,c0mctl12	; Successful reception flag
trmactive_c0mctl12	.btequ	1,c0mctl12	; Under transmission flag
invaldata_c0mctl12	.btequ	1,c0mctl12	; Under reception flag
msglost_c0mctl12	.btequ	2,c0mctl12	; Overwrite flag
remactive_c0mctl12	.btequ	3,c0mctl12	; Remote frame transmission/reception status flag
rsplock_c0mctl12	.btequ	4,c0mctl12	; Transmission reception auto response lock mode select bit
remote_c0mctl12		.btequ	5,c0mctl12	; Remote frame corresponding slot select bit
recreq_c0mctl12		.btequ	6,c0mctl12	; Reception slot requiest bit
trmreq_c0mctl12		.btequ	7,c0mctl12	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 13 control register
;-------------------------------------------------------
c0mctl13		.equ		020dh			;
;
sentdata_c0mctl13	.btequ	0,c0mctl13	; Successful transmission flag
newdata_c0mctl13	.btequ	0,c0mctl13	; Successful reception flag
trmactive_c0mctl13	.btequ	1,c0mctl13	; Under transmission flag
invaldata_c0mctl13	.btequ	1,c0mctl13	; Under reception flag
msglost_c0mctl13	.btequ	2,c0mctl13	; Overwrite flag
remactive_c0mctl13	.btequ	3,c0mctl13	; Remote frame transmission/reception status flag
rsplock_c0mctl13	.btequ	4,c0mctl13	; Transmission reception auto response lock mode select bit
remote_c0mctl13		.btequ	5,c0mctl13	; Remote frame corresponding slot select bit
recreq_c0mctl13		.btequ	6,c0mctl13	; Reception slot requiest bit
trmreq_c0mctl13		.btequ	7,c0mctl13	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 14 control register
;-------------------------------------------------------
c0mctl14		.equ		020eh			;
;
sentdata_c0mctl14	.btequ	0,c0mctl14	; Successful transmission flag
newdata_c0mctl14	.btequ	0,c0mctl14	; Successful reception flag
trmactive_c0mctl14	.btequ	1,c0mctl14	; Under transmission flag
invaldata_c0mctl14	.btequ	1,c0mctl14	; Under reception flag
msglost_c0mctl14	.btequ	2,c0mctl14	; Overwrite flag
remactive_c0mctl14	.btequ	3,c0mctl14	; Remote frame transmission/reception status flag
rsplock_c0mctl14	.btequ	4,c0mctl14	; Transmission reception auto response lock mode select bit
remote_c0mctl14		.btequ	5,c0mctl14	; Remote frame corresponding slot select bit
recreq_c0mctl14		.btequ	6,c0mctl14	; Reception slot requiest bit
trmreq_c0mctl14		.btequ	7,c0mctl14	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 message slot 15 control register
;-------------------------------------------------------
c0mctl15		.equ		020fh			;
;
sentdata_c0mctl15	.btequ	0,c0mctl15	; Successful transmission flag
newdata_c0mctl15	.btequ	0,c0mctl15	; Successful reception flag
trmactive_c0mctl15	.btequ	1,c0mctl15	; Under transmission flag
invaldata_c0mctl15	.btequ	1,c0mctl15	; Under reception flag
msglost_c0mctl15	.btequ	2,c0mctl15	; Overwrite flag
remactive_c0mctl15	.btequ	3,c0mctl15	; Remote frame transmission/reception status flag
rsplock_c0mctl15	.btequ	4,c0mctl15	; Transmission reception auto response lock mode select bit
remote_c0mctl15		.btequ	5,c0mctl15	; Remote frame corresponding slot select bit
recreq_c0mctl15		.btequ	6,c0mctl15	; Reception slot requiest bit
trmreq_c0mctl15		.btequ	7,c0mctl15	; Transmission slot request bit
;
;-------------------------------------------------------
;	can0 control register
;-------------------------------------------------------
c0ctlr				.equ	0210h			;
;
c0ctlrl				.equ	c0ctlr
c0ctlrh				.equ	c0ctlr+1
;
reset_c0ctlr		.btequ	0,c0ctlrl	; CAN module reset bit
loopback_c0ctlr		.btequ	1,c0ctlrl	; Loop back mode select bit
msgorder_c0ctlr		.btequ	2,c0ctlrl	; Messsage order select bit
basiccan_c0ctlr		.btequ	3,c0ctlrl	; Basic CAN mode select bit
buserren_c0ctlr		.btequ	4,c0ctlrl	; Bus error interrupt enable bit
sleep_c0ctlr		.btequ	5,c0ctlrl	; Sleep mode select bit
porten_c0ctlr		.btequ	6,c0ctlrl	; CAN port enable bit
;
tsprescale0_c0ctlr	.btequ	0,c0ctlrh	; TimeStamp prescaler
tsprescale1_c0ctlr	.btequ	1,c0ctlrh	; TimeStamp prescaler
tsreset_c0ctlr		.btequ	2,c0ctlrh	; TimeStamp reset
retbusoff_c0ctlr	.btequ	3,c0ctlrh	; Return from bus off command bit
rxonly_c0ctlr		.btequ	5,c0ctlrh	; Listen-only mode select bit
;
;-------------------------------------------------------
;	can0 status register
;-------------------------------------------------------
c0str					.equ	0212h		;
;
c0strl					.equ	c0str
c0strh					.equ	c0str+1
;
mbox0_c0str				.btequ	0,c0strl	; Active slot bits
mbox1_c0str				.btequ	1,c0strl	; Active slot bits
mbox2_c0str				.btequ	2,c0strl	; Active slot bits
mbox3_c0str				.btequ	3,c0strl	; Active slot bits
trmsucc_c0str			.btequ	4,c0strl	; Successful transmission flag
recsucc_c0str			.btequ	5,c0strl	; Successful reception flag
trmstate_c0str			.btequ	6,c0strl	; Transmission flag (Transmitter)
recstate_c0str			.btequ	7,c0strl	; Reception flag (Receiver)
;
state_reset_c0str		.btequ	0,c0strh	; Reset state flag
state_loopback_c0str	.btequ	1,c0strh	; Loop back state flag
state_msgorder_c0str	.btequ	2,c0strh	; Message order state flag
state_basiccan_c0str	.btequ	3,c0strh	; BasicCAN feature state flag
state_buserror_c0str	.btequ	4,c0strh	; Bus error state flag
state_errpas_c0str		.btequ	5,c0strh	; Error passive state flag
state_busoff_c0str		.btequ	6,c0strh	; Error bus off state flag
;
;-------------------------------------------------------
;	can0 slot status register
;-------------------------------------------------------
c0sstr		.equ		0214h		;
;
c0sstrl		.equ		c0sstr		;
c0sstrh		.equ		c0sstr+1	;
;
;-------------------------------------------------------
;	can0 interrupt control register
;-------------------------------------------------------
c0icr		.equ		0216h		;
;
c0icrl		.equ		c0icr		;
c0icrh		.equ		c0icr+1		;
;
;-------------------------------------------------------
;	can0 extended ID register
;-------------------------------------------------------
c0idr		.equ		0218h		;
;
c0idrl		.equ		c0idr		;
c0idrh		.equ		c0idr+1		;
;
;-------------------------------------------------------
;	can0 configuration register
;-------------------------------------------------------
c0conr			.equ	021ah		;
;
c0conrl			.equ	c0conr
c0conrh			.equ	c0conr+1
;
brp0_c0conr		.btequ	0,c0conrl	; Prescaler divider
brp1_c0conr		.btequ	1,c0conrl	; Prescaler divider
brp2_c0conr		.btequ	2,c0conrl	; Prescaler divider
brp3_c0conr		.btequ	3,c0conrl	; Prescaler divider
sam_c0conr		.btequ	4,c0conrl	; Sampling control bit
pts0_c0conr		.btequ	5,c0conrl	; Propagation time segment
pts1_c0conr		.btequ	6,c0conrl	; Propagation time segment
pts2_c0conr		.btequ	7,c0conrl	; Propagation time segment
;
pbs10_c0conr	.btequ	0,c0conrh	; Phase buffer segment 1
pbs11_c0conr	.btequ	1,c0conrh	; Phase buffer segment 1
pbs12_c0conr	.btequ	2,c0conrh	; Phase buffer segment 1
pbs20_c0conr	.btequ	3,c0conrh	; Phase buffer segment 2
pbs21_c0conr	.btequ	4,c0conrh	; Phase buffer segment 2
pbs22_c0conr	.btequ	5,c0conrh	; Phase buffer segment 2
sjw0_c0conr		.btequ	6,c0conrh	; Resynchronization jump width
sjw1_c0conr		.btequ	7,c0conrh	; Resynchronization jump width
;
;-------------------------------------------------------
;	can0 receive error count register
;-------------------------------------------------------
c0recr		.equ		021ch		;
;
;-------------------------------------------------------
;	can0 transmiterror count register
;-------------------------------------------------------
c0tecr		.equ		021dh		;
;
;-------------------------------------------------------
;	can0 time stamp register
;-------------------------------------------------------
c0tsr		.equ		021eh		;
;
c0tsrl		.equ		c0tsr		;
c0tsrh		.equ		c0tsr+1		;
;
;-------------------------------------------------------
;	can0 acceptance filter register
;-------------------------------------------------------
c0afs		.equ		0242h		;
;
c0afsl		.equ		c0afs		;
c0afsh		.equ		c0afs+1		;
;
;-------------------------------------------------------
;	three-phase protect control register
;-------------------------------------------------------
tprc		.equ		025ah		;
;
tprc0		.btequ		0,tprc		; three-phase protect control bit
;
;-------------------------------------------------------
;	On-chip oscillator control register
;-------------------------------------------------------
rocr		.equ		025ch
;
rocr0		.btequ		0,rocr		; Frequency select bit
rocr1		.btequ		1,rocr		; Frequency select bit
rocr2		.btequ		2,rocr		; Divider select bit
rocr3		.btequ		3,rocr		; Divider select bit
;
;-------------------------------------------------------
;	Pin assignment control register
;-------------------------------------------------------
pacr		.equ		025dh
;
pacr0		.btequ		0,pacr		; Pin enabling bit
pacr1		.btequ		1,pacr		; Pin enabling bit
pacr2		.btequ		2,pacr		; Pin enabling bit
u1map		.btequ		7,pacr		; UART1 pin remapping bit
;
;-------------------------------------------------------
;	Peripheral clock selec register
;-------------------------------------------------------
pclkr		.equ		025eh
;
pclk0		.btequ		0,pclkr		; Timers A,B clock select bit
pclk1		.btequ		1,pclkr		; SI/O clock select bit
pclk5		.btequ		5,pclkr		; Clock output function expansion select bit
;
;-------------------------------------------------------
;	can0 clock select register
;-------------------------------------------------------
cclkr		.equ		025fh
;
cclk0		.btequ		0,cclkr		; CAN0 clock select bits
cclk1		.btequ		1,cclkr		; CAN0 clock select bits
cclk2		.btequ		2,cclkr		; CAN0 clock select bits
cclk3		.btequ		3,cclkr		; CAN0 CPU interface sleep bit
;
;-------------------------------------------------------
;	Multi-master I2C bus
;-------------------------------------------------------
s00			.equ		02e0h		; I2C data shift register
;
;-------------------------------------------------------
;	I2C0 address register
;-------------------------------------------------------
s0d0		.equ		02e2h
;
sad0		.btequ		1,s0d0
sad1		.btequ		2,s0d0
sad2		.btequ		3,s0d0
sad3		.btequ		4,s0d0
sad4		.btequ		5,s0d0
sad5		.btequ		6,s0d0
sad6		.btequ		7,s0d0
;
;-------------------------------------------------------
;	I2C0 control register 0
;-------------------------------------------------------
s1d0		.equ		02e3h
;
bc0			.btequ		0,s1d0		; Bit counter
bc1			.btequ		1,s1d0		; Bit counter
bc2			.btequ		2,s1d0		; Bit counter
es0			.btequ		3,s1d0		; I2C-Bus interface enable bit
als			.btequ		4,s1d0		; Data format selection bit
ihr			.btequ		6,s1d0		; I2C-Bus interface reset bit
tiss		.btequ		7,s1d0		; I2C-Bus interface pin input level selection bit
;
;-------------------------------------------------------
;	I2C0 clock control register
;-------------------------------------------------------
s20			.equ		02e4h
;
ccr0		.btequ		0,s20		; SCL frequency control bits
ccr1		.btequ		1,s20		; SCL frequency control bits
ccr2		.btequ		2,s20		; SCL frequency control bits
ccr3		.btequ		3,s20		; SCL frequency control bits
ccr4		.btequ		4,s20		; SCL frequency control bits
fastmode	.btequ		5,s20		; SCL mode specification bit
ackbit		.btequ		6,s20		; ACK bit
ackclk		.btequ		7,s20		; ACK clock bit
;
;-------------------------------------------------------
;	I2C0 start/stop condition control register
;-------------------------------------------------------
s2d0		.equ		02e5h
;
ssc0		.btequ		0,s2d0		; START/STOP condition setting bits
ssc1		.btequ		1,s2d0		; START/STOP condition setting bits
ssc2		.btequ		2,s2d0		; START/STOP condition setting bits
ssc3		.btequ		3,s2d0		; START/STOP condition setting bits
ssc4		.btequ		4,s2d0		; START/STOP condition setting bits
sip			.btequ		5,s2d0		; SCL/SDA interrupt pin polarity selection bit
sis			.btequ		6,s2d0		; SCL/SDA interrupt pin select bit
stspsel		.btequ		7,s2d0		; START/STOP condition generation selection bit
;
;-------------------------------------------------------
;	I2C0 control register 1
;-------------------------------------------------------
s3d0		.equ		02e6h
;
sim			.btequ		0,s3d0		; The interrupt enable bit for STOP condition detection
wit			.btequ		1,s3d0		; The interrupt enable bit for data receive completion
ped			.btequ		2,s3d0		; SDA/Port function switching bit
pec			.btequ		3,s3d0		; SCL/Port function switching bit
sdam		.btequ		4,s3d0		; The logic value monitor bit of SDA output
sclm		.btequ		5,s3d0		; The logic value monitor bit of SCL output
ick0		.btequ		6,s3d0		; I2C system clock selection bits
ick1		.btequ		7,s3d0		; I2C system clock selection bits
;
;-------------------------------------------------------
;	I2C0 control register 2
;-------------------------------------------------------
s4d0		.equ		02e7h
;
toe			.btequ		0,s4d0		; Timeout detection function enable bit
tof			.btequ		1,s4d0		; Timeout detection flag
tosel		.btequ		2,s4d0		; Timeout detection time selection bit
ick2		.btequ		3,s4d0		; I2C system clock selection bits
ick3		.btequ		4,s4d0		; I2C system clock selection bits
ick4		.btequ		5,s4d0		; I2C system clock selection bits
scpin		.btequ		7,s4d0		; STOP condition detection interrupt request bit
;
;-------------------------------------------------------
;	I2C0 status register
;-------------------------------------------------------
s10			.equ		02e8h
;
lrb			.btequ		0,s10		; Last receive bit
adr0		.btequ		1,s10		; General call detecting flag
aas			.btequ		2,s10		; Slave address comparison flag
al			.btequ		3,s10		; Arbitration lost detection flag
pin			.btequ		4,s10		; I2C-Bus interface interrupt request bit
bb			.btequ		5,s10		; Bus busy flag
trx			.btequ		6,s10		; Communication mode specifiation bits
mst			.btequ		7,s10		; Communication mode specifiation bits
;
;-------------------------------------------------------
;	Timer S (IC/OC)
;-------------------------------------------------------
g1tm0		.equ		0300h		; Time measurement register 0
g1tm0l		.equ		g1tm0		; 		Low
g1tm0h		.equ		g1tm0+1		; 		High
;
g1po0		.equ		0300h		; Waveform generation register 0
g1po0l		.equ		g1po0		; 		Low
g1po0h		.equ		g1po0+1		; 		High
;
g1tm1		.equ		0302h		; Time measurement register 1
g1tm1l		.equ		g1tm1		; 		Low
g1tm1h		.equ		g1tm1+1		; 		High
;
g1po1		.equ		0302h		; Waveform generation register 1
g1po1l		.equ		g1po1		; 		Low
g1po1h		.equ		g1po1+1		; 		High
;
g1tm2		.equ		0304h		; Time measurement register 2
g1tm2l		.equ		g1tm2		; 		Low
g1tm2h		.equ		g1tm2+1		; 		High
;
g1po2		.equ		0304h		; Waveform generation register 2
g1po2l		.equ		g1po2		; 		Low
g1po2h		.equ		g1po2+1		; 		High
;
g1tm3		.equ		0306h		; Time measurement register 3
g1tm3l		.equ		g1tm3		; 		Low
g1tm3h		.equ		g1tm3+1		; 		High
;
g1po3		.equ		0306h		; Waveform generation register 3
g1po3l		.equ		g1po3		; 		Low
g1po3h		.equ		g1po3+1		; 		High
;
g1tm4		.equ		0308h		; Time measurement register 4
g1tm4l		.equ		g1tm4		; 		Low
g1tm4h		.equ		g1tm4+1		; 		High
;
g1po4		.equ		0308h		; Waveform generation register 4
g1po4l		.equ		g1po4		; 		Low
g1po4h		.equ		g1po4+1		; 		High
;
g1tm5		.equ		030ah		; Time measurement register 5
g1tm5l		.equ		g1tm5		; 		Low
g1tm5h		.equ		g1tm5+1		; 		High
;
g1po5		.equ		030ah		; Waveform generation register 5
g1po5l		.equ		g1po5		; 		Low
g1po5h		.equ		g1po5+1		; 		High
;
g1tm6		.equ		030ch		; Time measurement register 6
g1tm6l		.equ		g1tm6		; 		Low
g1tm6h		.equ		g1tm6+1		; 		High
;
g1po6		.equ		030ch		; Waveform generation register 6
g1po6l		.equ		g1po6		; 		Low
g1po6h		.equ		g1po6+1		; 		High
;
g1tm7		.equ		030eh		; Time measurement register 7
g1tm7l		.equ		g1tm7		; 		Low
g1tm7h		.equ		g1tm7+1		; 		High
;
g1po7		.equ		030eh		; Waveform generation register 7
g1po7l		.equ		g1po7		; 		Low
g1po7h		.equ		g1po7+1		; 		High
;
;-------------------------------------------------------
;	Waveform generation control register
;-------------------------------------------------------
g1pocr0		.equ		0310h		; Waveform generation control register 0
;
mod0_g1pocr0	.btequ	0,g1pocr0	; Operation mode select bit
mod1_g1pocr0	.btequ	1,g1pocr0	; Operation mode select bit
ivl_g1pocr0		.btequ	4,g1pocr0	; Output initial value select bit
rld_g1pocr0		.btequ	5,g1pocr0	; g1po0 register value reload timing select bit
inv_g1pocr0		.btequ	7,g1pocr0	; Inverse output function select bit
;
g1pocr1		.equ		0311h		; Waveform generation control register 1
;
mod0_g1pocr1	.btequ	0,g1pocr1	; Operation mode select bit
mod1_g1pocr1	.btequ	1,g1pocr1	; Operation mode select bit
ivl_g1pocr1		.btequ	4,g1pocr1	; Output initial value select bit
rld_g1pocr1		.btequ	5,g1pocr1	; g1po1 register value reload timing select bit
inv_g1pocr1		.btequ	7,g1pocr1	; Inverse output function select bit
;
g1pocr2		.equ		0312h		; Waveform generation control register 2
;
mod0_g1pocr2	.btequ	0,g1pocr2	; Operation mode select bit
mod1_g1pocr2	.btequ	1,g1pocr2	; Operation mode select bit
ivl_g1pocr2		.btequ	4,g1pocr2	; Output initial value select bit
rld_g1pocr2		.btequ	5,g1pocr2	; g1po2 register value reload timing select bit
inv_g1pocr2		.btequ	7,g1pocr2	; Inverse output function select bit
;
g1pocr3		.equ		0313h		; Waveform generation control register 3
;
mod0_g1pocr3	.btequ	0,g1pocr3	; Operation mode select bit
mod1_g1pocr3	.btequ	1,g1pocr3	; Operation mode select bit
ivl_g1pocr3		.btequ	4,g1pocr3	; Output initial value select bit
rld_g1pocr3		.btequ	5,g1pocr3	; g1po3 register value reload timing select bit
inv_g1pocr3		.btequ	7,g1pocr3	; Inverse output function select bit
;
g1pocr4		.equ		0314h		; Waveform generation control register 4
;
mod0_g1pocr4	.btequ	0,g1pocr4	; Operation mode select bit
mod1_g1pocr4	.btequ	1,g1pocr4	; Operation mode select bit
ivl_g1pocr4		.btequ	4,g1pocr4	; Output initial value select bit
rld_g1pocr4		.btequ	5,g1pocr4	; g1po4 register value reload timing select bit
inv_g1pocr4		.btequ	7,g1pocr4	; Inverse output function select bit
;
g1pocr5		.equ		0315h		; Waveform generation control register 5
;
mod0_g1pocr5	.btequ	0,g1pocr5	; Operation mode select bit
mod1_g1pocr5	.btequ	1,g1pocr5	; Operation mode select bit
ivl_g1pocr5		.btequ	4,g1pocr5	; Output initial value select bit
rld_g1pocr5		.btequ	5,g1pocr5	; g1po5 register value reload timing select bit
inv_g1pocr5		.btequ	7,g1pocr5	; Inverse output function select bit
;
g1pocr6		.equ		0316h		; Waveform generation control register 6
;
mod0_g1pocr6	.btequ	0,g1pocr6	; Operation mode select bit
mod1_g1pocr6	.btequ	1,g1pocr6	; Operation mode select bit
ivl_g1pocr6		.btequ	4,g1pocr6	; Output initial value select bit
rld_g1pocr6		.btequ	5,g1pocr6	; g1po6 register value reload timing select bit
inv_g1pocr6		.btequ	7,g1pocr6	; Inverse output function select bit
;
g1pocr7		.equ		0317h		; Waveform generation control register 7
;
mod0_g1pocr7	.btequ	0,g1pocr7	; Operation mode select bit
mod1_g1pocr7	.btequ	1,g1pocr7	; Operation mode select bit
ivl_g1pocr7		.btequ	4,g1pocr7	; Output initial value select bit
rld_g1pocr7		.btequ	5,g1pocr7	; g1po7 register value reload timing select bit
inv_g1pocr7		.btequ	7,g1pocr7	; Inverse output function select bit
;
;-------------------------------------------------------
;	Time measurement control register
;-------------------------------------------------------
g1tmcr0		.equ		0318h		; Time measurement control register 0
;
cts0_g1tmcr0	.btequ	0,g1tmcr0	; Timer measurement trigger select bit
cts1_g1tmcr0	.btequ	1,g1tmcr0	; Timer measurement trigger select bit
df0_g1tmcr0		.btequ	2,g1tmcr0	; Digital filter function select bit
df1_g1tmcr0		.btequ	3,g1tmcr0	; Digital filter function select bit
gt_g1tmcr0		.btequ	4,g1tmcr0	; Gate function select bit
goc_g1tmcr0		.btequ	5,g1tmcr0	; Gate function clear select bit
gsc_g1tmcr0		.btequ	6,g1tmcr0	; Gate function clear bit
pr_g1tmcr0		.btequ	7,g1tmcr0	; Prescaler function select bit
;
g1tmcr1		.equ		0319h		; Time measurement control register 1
;
cts0_g1tmcr1	.btequ	0,g1tmcr1	; Timer measurement trigger select bit
cts1_g1tmcr1	.btequ	1,g1tmcr1	; Timer measurement trigger select bit
df0_g1tmcr1		.btequ	2,g1tmcr1	; Digital filter function select bit
df1_g1tmcr1		.btequ	3,g1tmcr1	; Digital filter function select bit
gt_g1tmcr1		.btequ	4,g1tmcr1	; Gate function select bit
goc_g1tmcr1		.btequ	5,g1tmcr1	; Gate function clear select bit
gsc_g1tmcr1		.btequ	6,g1tmcr1	; Gate function clear bit
pr_g1tmcr1		.btequ	7,g1tmcr1	; Prescaler function select bit
;
g1tmcr2		.equ		031ah		; Time measurement control register 2
;
cts0_g1tmcr2	.btequ	0,g1tmcr2	; Timer measurement trigger select bit
cts1_g1tmcr2	.btequ	1,g1tmcr2	; Timer measurement trigger select bit
df0_g1tmcr2		.btequ	2,g1tmcr2	; Digital filter function select bit
df1_g1tmcr2		.btequ	3,g1tmcr2	; Digital filter function select bit
gt_g1tmcr2		.btequ	4,g1tmcr2	; Gate function select bit
goc_g1tmcr2		.btequ	5,g1tmcr2	; Gate function clear select bit
gsc_g1tmcr2		.btequ	6,g1tmcr2	; Gate function clear bit
pr_g1tmcr2		.btequ	7,g1tmcr2	; Prescaler function select bit
;
g1tmcr3		.equ		031bh		; Time measurement control register 3
;
cts0_g1tmcr3	.btequ	0,g1tmcr3	; Timer measurement trigger select bit
cts1_g1tmcr3	.btequ	1,g1tmcr3	; Timer measurement trigger select bit
df0_g1tmcr3		.btequ	2,g1tmcr3	; Digital filter function select bit
df1_g1tmcr3		.btequ	3,g1tmcr3	; Digital filter function select bit
gt_g1tmcr3		.btequ	4,g1tmcr3	; Gate function select bit
goc_g1tmcr3		.btequ	5,g1tmcr3	; Gate function clear select bit
gsc_g1tmcr3		.btequ	6,g1tmcr3	; Gate function clear bit
pr_g1tmcr3		.btequ	7,g1tmcr3	; Prescaler function select bit
;
g1tmcr4		.equ		031ch		; Time measurement control register 4
;
cts0_g1tmcr4	.btequ	0,g1tmcr4	; Timer measurement trigger select bit
cts1_g1tmcr4	.btequ	1,g1tmcr4	; Timer measurement trigger select bit
df0_g1tmcr4		.btequ	2,g1tmcr4	; Digital filter function select bit
df1_g1tmcr4		.btequ	3,g1tmcr4	; Digital filter function select bit
gt_g1tmcr4		.btequ	4,g1tmcr4	; Gate function select bit
goc_g1tmcr4		.btequ	5,g1tmcr4	; Gate function clear select bit
gsc_g1tmcr4		.btequ	6,g1tmcr4	; Gate function clear bit
pr_g1tmcr4		.btequ	7,g1tmcr4	; Prescaler function select bit
;
g1tmcr5		.equ		031dh		; Time measurement control register 5
;
cts0_g1tmcr5	.btequ	0,g1tmcr5	; Timer measurement trigger select bit
cts1_g1tmcr5	.btequ	1,g1tmcr5	; Timer measurement trigger select bit
df0_g1tmcr5		.btequ	2,g1tmcr5	; Digital filter function select bit
df1_g1tmcr5		.btequ	3,g1tmcr5	; Digital filter function select bit
gt_g1tmcr5		.btequ	4,g1tmcr5	; Gate function select bit
goc_g1tmcr5		.btequ	5,g1tmcr5	; Gate function clear select bit
gsc_g1tmcr5		.btequ	6,g1tmcr5	; Gate function clear bit
pr_g1tmcr5		.btequ	7,g1tmcr5	; Prescaler function select bit
;
g1tmcr6		.equ		031eh		; Time measurement control register 6
;
cts0_g1tmcr6	.btequ	0,g1tmcr6	; Timer measurement trigger select bit
cts1_g1tmcr6	.btequ	1,g1tmcr6	; Timer measurement trigger select bit
df0_g1tmcr6		.btequ	2,g1tmcr6	; Digital filter function select bit
df1_g1tmcr6		.btequ	3,g1tmcr6	; Digital filter function select bit
gt_g1tmcr6		.btequ	4,g1tmcr6	; Gate function select bit
goc_g1tmcr6		.btequ	5,g1tmcr6	; Gate function clear select bit
gsc_g1tmcr6		.btequ	6,g1tmcr6	; Gate function clear bit
pr_g1tmcr6		.btequ	7,g1tmcr6	; Prescaler function select bit
;
g1tmcr7		.equ		031fh		; Time measurement control register 7
;
cts0_g1tmcr7	.btequ	0,g1tmcr7	; Timer measurement trigger select bit
cts1_g1tmcr7	.btequ	1,g1tmcr7	; Timer measurement trigger select bit
df0_g1tmcr7		.btequ	2,g1tmcr7	; Digital filter function select bit
df1_g1tmcr7		.btequ	3,g1tmcr7	; Digital filter function select bit
gt_g1tmcr7		.btequ	4,g1tmcr7	; Gate function select bit
goc_g1tmcr7		.btequ	5,g1tmcr7	; Gate function clear select bit
gsc_g1tmcr7		.btequ	6,g1tmcr7	; Gate function clear bit
pr_g1tmcr7		.btequ	7,g1tmcr7	; Prescaler function select bit
;
g1bt		.equ		0320h		; Base timer register
g1btl		.equ		g1bt		; 		Low
g1bth		.equ		g1bt+1		; 		High
;
;-------------------------------------------------------
;	Base timer control register 0
;-------------------------------------------------------
g1bcr0		.equ		0322h
;
bck0_g1bcr0		.btequ	0,g1bcr0	; Count source select bit
bck1_g1bcr0		.btequ	1,g1bcr0	; Count source select bit
rst4_g1bcr0 	.btequ	2,g1bcr0	; Base timer reset cause select bit
ch7insel_g1bcr0	.btequ	6,g1bcr0	; Channel 7 input select bit
it_g1bcr0		.btequ	7,g1bcr0	; Base timer overflow select bit
;
;-------------------------------------------------------
;	Base timer control register 1
;-------------------------------------------------------
g1bcr1		.equ		0323h
;
rst1_g1bcr1		.btequ	1,g1bcr1	; Base timer reset cause select bit 1
rst2_g1bcr1		.btequ	2,g1bcr1	; Base timer reset cause select bit 2
bts_g1bcr1		.btequ	4,g1bcr1	; Base timer start bit
ud0_g1bcr1		.btequ	5,g1bcr1	; Counter increment/decrement control bit
ud1_g1bcr1		.btequ	6,g1bcr1	; Counter increment/decrement control bit
;
g1tpr6		.equ		0324h		; Timer measurement prescale register 6
;
g1tpr7		.equ		0325h		; Timer measurement prescale register 7
;
;-------------------------------------------------------
;	Function enable register
;-------------------------------------------------------
g1fe		.equ		0326h
;
ife0_g1fe	.btequ		0,g1fe		; Channel 0 function enable bit
ife1_g1fe	.btequ		1,g1fe		; Channel 1 function enable bit
ife2_g1fe	.btequ		2,g1fe		; Channel 2 function enable bit
ife3_g1fe	.btequ		3,g1fe		; Channel 3 function enable bit
ife4_g1fe	.btequ		4,g1fe		; Channel 4 function enable bit
ife5_g1fe	.btequ		5,g1fe		; Channel 5 function enable bit
ife6_g1fe	.btequ		6,g1fe		; Channel 6 function enable bit
ife7_g1fe	.btequ		7,g1fe		; Channel 7 function enable bit
;
;-------------------------------------------------------
;	Function select register
;-------------------------------------------------------
g1fs		.equ		0327h
;
fsc0_g1fs	.btequ		0,g1fs		; Channel 0 time measurement/waveform generation function select bit
fsc1_g1fs	.btequ		1,g1fs		; Channel 1 time measurement/waveform generation function select bit
fsc2_g1fs	.btequ		2,g1fs		; Channel 2 time measurement/waveform generation function select bit
fsc3_g1fs	.btequ		3,g1fs		; Channel 3 time measurement/waveform generation function select bit
fsc4_g1fs	.btequ		4,g1fs		; Channel 4 time measurement/waveform generation function select bit
fsc5_g1fs	.btequ		5,g1fs		; Channel 5 time measurement/waveform generation function select bit
fsc6_g1fs	.btequ		6,g1fs		; Channel 6 time measurement/waveform generation function select bit
fsc7_g1fs	.btequ		7,g1fs		; Channel 7 time measurement/waveform generation function select bit
;
g1btrr		.equ		0328h		; Base timer reset register
g1btrrl		.equ		g1btrr		; 		Low
g1btrrh		.equ		g1btrr+1	; 		High
;
g1dv		.equ		032ah		; Divider register
;
;-------------------------------------------------------
;	Interruput request register
;-------------------------------------------------------
g1ir		.equ		0330h
;
g1ir0		.btequ		0,g1ir		; Interrupt request Ch 0
g1ir1		.btequ		1,g1ir		; Interrupt request Ch 1
g1ir2		.btequ		2,g1ir		; Interrupt request Ch 2
g1ir3		.btequ		3,g1ir		; Interrupt request Ch 3
g1ir4		.btequ		4,g1ir		; Interrupt request Ch 4
g1ir5		.btequ		5,g1ir		; Interrupt request Ch 5
g1ir6		.btequ		6,g1ir		; Interrupt request Ch 6
g1ir7		.btequ		7,g1ir		; Interrupt request Ch 7
;
;-------------------------------------------------------
;	Interruput enable register 0
;-------------------------------------------------------
g1ie0		.equ		0331h
;
g1ie00		.btequ		0,g1ie0		; Interrupt enable 0 Ch 0
g1ie01		.btequ		1,g1ie0		; Interrupt enable 0 Ch 1
g1ie02		.btequ		2,g1ie0		; Interrupt enable 0 Ch 2
g1ie03		.btequ		3,g1ie0		; Interrupt enable 0 Ch 3
g1ie04		.btequ		4,g1ie0		; Interrupt enable 0 Ch 4
g1ie05		.btequ		5,g1ie0		; Interrupt enable 0 Ch 5
g1ie06		.btequ		6,g1ie0		; Interrupt enable 0 Ch 6
g1ie07		.btequ		7,g1ie0		; Interrupt enable 0 Ch 7
;
;-------------------------------------------------------
;	Interruput enable register 1
;-------------------------------------------------------
g1ie1		.equ		0332h
;
g1ie10		.btequ		0,g1ie1		; Interrupt enable 1 Ch 0
g1ie11		.btequ		1,g1ie1		; Interrupt enable 1 Ch 1
g1ie12		.btequ		2,g1ie1		; Interrupt enable 1 Ch 2
g1ie13		.btequ		3,g1ie1		; Interrupt enable 1 Ch 3
g1ie14		.btequ		4,g1ie1		; Interrupt enable 1 Ch 4
g1ie15		.btequ		5,g1ie1		; Interrupt enable 1 Ch 5
g1ie16		.btequ		6,g1ie1		; Interrupt enable 1 Ch 6
g1ie17		.btequ		7,g1ie1		; Interrupt enable 1 Ch 7
;
;-------------------------------------------------------
;	NMI digital debounce register
;-------------------------------------------------------
nddr		.equ		033eh		; 
;
;-------------------------------------------------------
;	P17 digital debounce register
;-------------------------------------------------------
p17ddr		.equ		033fh
;
;-----------------------------------------------------------
;  Timer A1-1 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta11		.equ		0342h		; Timer A1-1
;
;-----------------------------------------------------------
;  Timer A2-1 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta21		.equ		0344h		; Timer A2-1
;
;-----------------------------------------------------------
;  Timer A4-1 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta41		.equ		0346h		; Timer A4-1
;
;-------------------------------------------------------
;	Three-phase PWM control register 0
;-------------------------------------------------------
invc0		.equ		0348h
;
inv00		.btequ		0,invc0		; Effective interrupt output polarity select bit
inv01		.btequ		1,invc0		; Effective interrupt output specification bit
inv02		.btequ		2,invc0		; Mode select bit
inv03		.btequ		3,invc0		; Output control bit
inv04		.btequ		4,invc0		; Positive and negative phase concurrent output disable bit
inv05		.btequ		5,invc0		; Positive and negative phase concurrent output detect flag
inv06		.btequ		6,invc0		; Modulation mode select bit
inv07		.btequ		7,invc0		; Software trigger select bit
;
;-------------------------------------------------------
;	Three-phase PWM control register 1
;-------------------------------------------------------
invc1		.equ		0349h
;
inv10		.btequ		0,invc1		; Timer A1,A2,A4 start trigger signal select bit
inv11		.btequ		1,invc1		; timer A1-1,A2-1,A4-1 control bit
inv12		.btequ		2,invc1		; Dead time timer count source select bit
inv13		.btequ		3,invc1		; Carrier wave detect flag
inv14		.btequ		4,invc1		; Output polarity control bit
inv15		.btequ		5,invc1		; Dead time invalid bit
inv16		.btequ		6,invc1		; Dead time timer trigger select bit
;
;-------------------------------------------------------
;	Three-phase output buffer register 0
;-------------------------------------------------------
idb0		.equ		034ah
;
du0			.btequ		0,idb0		;  U phase output buffer 0
dub0		.btequ		1,idb0		; ~U phase output buffer 0
dv0			.btequ		2,idb0		;  V phase output buffer 0
dvb0		.btequ		3,idb0		; ~V phase output buffer 0
dw0			.btequ		4,idb0		;  W phase output buffer 0
dwb0		.btequ		5,idb0		; ~W phase output buffer 0
;
;-------------------------------------------------------
;	Three-phase output buffer register 1
;-------------------------------------------------------
idb1		.equ		034bh
;
du1			.btequ		0,idb1		;  U phase output buffer 1
dub1		.btequ		1,idb1		; ~U phase output buffer 1
dv1			.btequ		2,idb1		;  V phase output buffer 1
dvb1		.btequ		3,idb1		; ~V phase output buffer 1
dw1			.btequ		4,idb1		;  W phase output buffer 1
dwb1		.btequ		5,idb1		; ~W phase output buffer 1
;
;-------------------------------------------------------
;	Dead time timer  ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
dtt			.equ		034ch
;
;-------------------------------------------------------
;	Timer B2 interrupt occurence frequency set counter ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
ictb2		.equ		034dh
;
;-------------------------------------------------------
;	Position-data-retain function register
;-------------------------------------------------------
pdrf		.equ		034eh
;
pdrw		.btequ		0,pdrf		; W-phase position data retain bit
pdrv		.btequ		1,pdrf		; V-phase position data retain bit
pdru		.btequ		2,pdrf		; U-phase position data retain bit
pdrt		.btequ		3,pdrf		; Retain-trigger polarity select bit
;
;-------------------------------------------------------
;	Port function control register
;-------------------------------------------------------
pfcr		.equ		0358h
;
pfc0		.btequ		0,pfcr		; Port 80 output function selection bit
pfc1		.btequ		1,pfcr		; Port 81 output function selection bit
pfc2		.btequ		2,pfcr		; Port 72 output function selection bit
pfc3		.btequ		3,pfcr		; Port 73 output function selection bit
pfc4		.btequ		4,pfcr		; Port 74 output function selection bit
pfc5		.btequ		5,pfcr		; Port 75 output function selection bit
;
;-------------------------------------------------------
;	Interrupt request cause select register 2
;-------------------------------------------------------
ifsr2a		.equ		035eh
;
ifsr20      .btequ		0,ifsr2a    ; Reserved bit (Must be set to "1")
ifsr21		.btequ		1,ifsr2a	; Interrupt request cause select bit
ifsr22		.btequ		2,ifsr2a	; Interrupt request cause select bit
ifsr26		.btequ		6,ifsr2a	; Interrupt request cause select bit
ifsr27		.btequ		7,ifsr2a	; Interrupt request cause select bit
;
;-------------------------------------------------------
;	Interrupt request cause select register
;-------------------------------------------------------
ifsr		.equ		035fh
;
ifsr0		.btequ		0,ifsr		; INT0 interrupt polarity switching bit
ifsr1		.btequ		1,ifsr		; INT1 interrupt polarity switching bit
ifsr2		.btequ		2,ifsr		; INT2 interrupt polarity switching bit
ifsr3		.btequ		3,ifsr		; INT3 interrupt polarity switching bit
ifsr4		.btequ		4,ifsr		; INT4 interrupt polarity switching bit
ifsr5		.btequ		5,ifsr		; INT5 interrupt polarity switching bit
ifsr6		.btequ		6,ifsr		; Interrupt request cause select bit
ifsr7		.btequ		7,ifsr		; Interrupt request cause select bit
;
;-------------------------------------------------------
;	SI/O 3
;-------------------------------------------------------
s3trr		.equ		0360h		; SI/O3 transmit/receive register
;
;-------------------------------------------------------
;	SI/O3 control register
;-------------------------------------------------------
s3c			.equ		0362h
;
sm30		.btequ		0,s3c		; Internal synchronous clock select bit
sm31		.btequ		1,s3c		; Internal synchronous clock select bit
sm32		.btequ		2,s3c		; Sout3 output disable bit
sm33		.btequ		3,s3c		; SI/O3 port select bit
sm34		.btequ		4,s3c		; CLK polarity select bit
sm35		.btequ		5,s3c		; Transfer direction select bit
sm36		.btequ		6,s3c		; Synchronous clock select bit
sm37		.btequ		7,s3c		; Sout3 initial value set bit
;
;-------------------------------------------------------
;	SI/O3 bit rate generator ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
s3brg		.equ		0363h		; SI/O3 bit rate generator
;
;-------------------------------------------------------
;	SI/O 4
;-------------------------------------------------------
s4trr		.equ		0364h		; SI/O4 transmit/receive register
;
;-------------------------------------------------------
;	SI/O4 control register
;-------------------------------------------------------
s4c			.equ		0366h
;
sm40		.btequ		0,s4c		; Internal synchronous clock select bit
sm41		.btequ		1,s4c		; Internal synchronous clock select bit
sm42		.btequ		2,s4c		; Sout4 output disable bit
sm43		.btequ		3,s4c		; SI/O4 port select bit
sm44		.btequ		4,s4c		; CLK polarity select bit
sm45		.btequ		5,s4c		; Transfer direction select bit
sm46		.btequ		6,s4c		; Synchronous clock select bit
sm47		.btequ		7,s4c		; Sout4 initial value set bit
;
;-------------------------------------------------------
;	SI/O4 bit rate generator ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
s4brg		.equ		0367h
;
;-------------------------------------------------------
;	UART2
;-------------------------------------------------------
;-------------------------------------------------------
;	UART2 special mode register 4
;-------------------------------------------------------
u2smr4		.equ		0374h
;
stareq_u2smr4	.btequ	0,u2smr4	; Start condition generate bit
rstareq_u2smr4	.btequ	1,u2smr4	; Restart condition generate bit
stpreq_u2smr4	.btequ	2,u2smr4	; Stop condition generate bit
stspsel_u2smr4	.btequ	3,u2smr4	; SCL,SDA output select bit
ackd_u2smr4		.btequ	4,u2smr4	; ACK data bit
ackc_u2smr4		.btequ	5,u2smr4	; ACK data output enable bit
sclhi_u2smr4	.btequ	6,u2smr4	; SCL output stop enable bit
swc9_u2smr4		.btequ	7,u2smr4	; SCL wait bit 3
;
;-------------------------------------------------------
;	UART2 special mode register 3
;-------------------------------------------------------
u2smr3		.equ		0375h
;
ckph_u2smr3	.btequ		1,u2smr3	; Clock phase set bit
nodc_u2smr3	.btequ		3,u2smr3	; Clock output select bit
dl0_u2smr3	.btequ		5,u2smr3	; SDA2 digital delay setup bit
dl1_u2smr3	.btequ		6,u2smr3	; SDA2 digital delay setup bit
dl2_u2smr3	.btequ		7,u2smr3	; SDA2 digital delay setup bit
;
;-------------------------------------------------------
;	UART2 special mode register 2
;-------------------------------------------------------
u2smr2		.equ		0376h
;
iicm2_u2smr2	.btequ	0,u2smr2	; I2C Bus mode select bit 2
csc_u2smr2		.btequ	1,u2smr2	; Clock-synchronous bit
swc_u2smr2		.btequ	2,u2smr2	; SCL wait output bit
als_u2smr2		.btequ	3,u2smr2	; SDA output stop bit
stac_u2smr2		.btequ	4,u2smr2	; UART2 initialization bit
swc2_u2smr2		.btequ	5,u2smr2	; SCL wait output bit 2
sdhi_u2smr2		.btequ	6,u2smr2	; SDA output disable bit
;
;-------------------------------------------------------
;	UART2 special mode register
;-------------------------------------------------------
u2smr		.equ		0377h
;
iicm_u2smr	.btequ		0,u2smr		; I2C Bus mode select bit
abc_u2smr	.btequ		1,u2smr		; Arbitration lost detecting flag control bit
bbs_u2smr	.btequ		2,u2smr		; Bus busy flag
abscs_u2smr	.btequ		4,u2smr		; Bus collision detect sampling clock select bit
acse_u2smr	.btequ		5,u2smr		; Auto clear function select bit of transmit enable bit
sss_u2smr	.btequ		6,u2smr		; Transmit start condition select bit
;
;-------------------------------------------------------
;	UART2 transmit/receive mode register
;-------------------------------------------------------
u2mr		.equ		0378h
;
smd0_u2mr	.btequ		0,u2mr		; Serial I/O mode select bit
smd1_u2mr	.btequ		1,u2mr		; Serial I/O mode select bit
smd2_u2mr	.btequ		2,u2mr		; Serial I/O mode select bit
ckdir_u2mr	.btequ		3,u2mr		; Internal/external Clock select bit
stps_u2mr	.btequ		4,u2mr		; Stop bit length select bit
pry_u2mr	.btequ		5,u2mr		; Odd/even parity select bit
prye_u2mr	.btequ		6,u2mr		; Parity enable bit
iopol_u2mr	.btequ		7,u2mr		; TxD,RxD I/O polarity reverse bit
;
;-------------------------------------------------------
;  UART2 bit rate generator ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u2brg		.equ		0379h
;
;-------------------------------------------------------
;  UART2 transmit buffer register ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u2tb		.equ		037ah
u2tbl		.equ		u2tb		; 		Low
u2tbh		.equ		u2tb+1		;		High
;
;-------------------------------------------------------
;	UART2 transmit/receive control register 0
;-------------------------------------------------------
u2c0		.equ		037ch
;
clk0_u2c0	.btequ		0,u2c0		; BRG count source select bit
clk1_u2c0	.btequ		1,u2c0		; BRG count source select bit
crs_u2c0	.btequ		2,u2c0		; CTS/RTS function select bit
txept_u2c0	.btequ		3,u2c0		; Transmit register empty flag
crd_u2c0	.btequ		4,u2c0		; CTS/RTS disable bit
nch_u2c0    .btequ      5,u2c0      ; Data output select bit
ckpol_u2c0	.btequ		6,u2c0		; CLK polarity select bit
uform_u2c0	.btequ		7,u2c0		; Transfer format select bit
;
;-------------------------------------------------------
;	UART2 transmit/receive control register 1
;-------------------------------------------------------
u2c1		.equ		037dh
;
te_u2c1		.btequ		0,u2c1		; Transmit enable bit
ti_u2c1		.btequ		1,u2c1		; Transmit buffer empty flag
re_u2c1		.btequ		2,u2c1		; Receive enable bit
ri_u2c1		.btequ		3,u2c1		; Receive complete flag
u2irs		.btequ		4,u2c1		; UART2 transmit interrupt cause select bit
u2rrm		.btequ		5,u2c1		; UART2 continuous receive mode enable bit
u2lch		.btequ		6,u2c1		; Data logic select bit
u2ere		.btequ		7,u2c1		; Error signal output enable bit
u2irs_u2c1	.btequ		4,u2c1
u2rrm_u2c1	.btequ		5,u2c1
u2lch_u2c1	.btequ		6,u2c1
u2ere_u2c1	.btequ		7,u2c1
;
;-------------------------------------------------------
;  UART2 receive buffer register
;-------------------------------------------------------
u2rb		.equ		037eh
u2rbl		.equ		u2rb		;		Low
u2rbh		.equ		u2rb+1		;		High
;
abt_u2rb	.btequ		3,u2rbh		; Arbitaration lost detection flag
oer_u2rb	.btequ		4,u2rbh		; Overrun error flag
fer_u2rb	.btequ		5,u2rbh		; Framing error flag
per_u2rb	.btequ		6,u2rbh		; Parity error flag
sum_u2rb	.btequ		7,u2rbh		; Error sum flag
;
;-------------------------------------------------------
;	Count start flag
;-------------------------------------------------------
tabsr		.equ		0380h
;
ta0s		.btequ		0,tabsr		; Timer A0 count start flag
ta1s		.btequ		1,tabsr		; Timer A1 count start flag
ta2s		.btequ		2,tabsr		; Timer A2 count start flag
ta3s		.btequ		3,tabsr		; Timer A3 count start flag
ta4s		.btequ		4,tabsr		; Timer A4 count start flag
tb0s		.btequ		5,tabsr		; Timer B0 count start flag
tb1s		.btequ		6,tabsr		; Timer B1 count start flag
tb2s		.btequ		7,tabsr		; Timer B2 count start flag
;
;-------------------------------------------------------
;	Clock prescaler reset flag
;-------------------------------------------------------
cpsrf		.equ		0381h
;
cpsr		.btequ		7,cpsrf		; Clock prescaler reset flag
;
;-------------------------------------------------------
;	One-shot start flag
;-------------------------------------------------------
onsf		.equ		0382h
;
ta0os		.btequ		0,onsf		; Timer A0 one-shot start flag
ta1os		.btequ		1,onsf		; Timer A1 one-shot start flag
ta2os		.btequ		2,onsf		; Timer A2 one-shot start flag
ta3os		.btequ		3,onsf		; Timer A3 one-shot start flag
ta4os		.btequ		4,onsf		; Timer A4 one-shot start flag
tazie		.btequ		5,onsf		; Z-phase input enable bit
ta0tgl		.btequ		6,onsf		; Timer A0 event/trigger select bit
ta0tgh		.btequ		7,onsf		; Timer A0 event/trigger select bit
;
;-------------------------------------------------------
;	Trigger select register
;-------------------------------------------------------
trgsr		.equ		0383h
;
ta1tgl		.btequ		0,trgsr		; Timer A1 event/trigger select bit
ta1tgh		.btequ		1,trgsr		; Timer A1 event/trigger select bit
ta2tgl		.btequ		2,trgsr		; Timer A2 event/trigger select bit
ta2tgh		.btequ		3,trgsr		; Timer A2 event/trigger select bit
ta3tgl		.btequ		4,trgsr		; Timer A3 event/trigger select bit
ta3tgh		.btequ		5,trgsr		; Timer A3 event/trigger select bit
ta4tgl		.btequ		6,trgsr		; Timer A4 event/trigger select bit
ta4tgh		.btequ		7,trgsr		; Timer A4 event/trigger select bit
;
;-------------------------------------------------------
;	Up/down falg
;-------------------------------------------------------
;--------------------------------------------------------
;    Up/down flag ; Use "MOV" instruction to write to this register.
;--------------------------------------------------------
udf		.equ		0384h
;
;-----------------------------------------------------------
;  Timer A0 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta0			.equ		0386h		; Timer A0
;
;-----------------------------------------------------------
;  Timer A1 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta1			.equ		0388h		; Timer A1
;
;-----------------------------------------------------------
;  Timer A2 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta2			.equ		038ah		; Timer A2
;
;-----------------------------------------------------------
;  Timer A3 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta3			.equ		038ch		; Timer A3
;
;-----------------------------------------------------------
;  Timer A4 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
ta4			.equ		038eh		; Timer A4
;
;-----------------------------------------------------------
;  Timer B0 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
tb0			.equ		0390h		; Timer B0
;
;-----------------------------------------------------------
;  Timer B1 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
tb1			.equ		0392h		; Timer B1
;
;-----------------------------------------------------------
;  Timer B2 register : The register must be accessed in 16-bit units.
;-----------------------------------------------------------
tb2			.equ		0394h		; TimerB2
;
;-----------------------------------------------------------
;  Timer A0 mode register
;-----------------------------------------------------------
ta0mr		.equ		0396h
;
tmod0_ta0mr	.btequ		0,ta0mr		; Operation mode select bit
tmod1_ta0mr	.btequ		1,ta0mr		; Operation mode select bit
mr0_ta0mr	.btequ		2,ta0mr		;
mr1_ta0mr	.btequ		3,ta0mr		;
mr2_ta0mr	.btequ		4,ta0mr		;
mr3_ta0mr	.btequ		5,ta0mr		;
tck0_ta0mr	.btequ		6,ta0mr		; Count source select bit
tck1_ta0mr	.btequ		7,ta0mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer A1 mode register
;-----------------------------------------------------------
ta1mr		.equ		0397h
;
tmod0_ta1mr	.btequ		0,ta1mr		; Operation mode select bit
tmod1_ta1mr	.btequ		1,ta1mr		; Operation mode select bit
mr0_ta1mr	.btequ		2,ta1mr		;
mr1_ta1mr	.btequ		3,ta1mr		;
mr2_ta1mr	.btequ		4,ta1mr		;
mr3_ta1mr	.btequ		5,ta1mr		;
tck0_ta1mr	.btequ		6,ta1mr		; Count source select bit
tck1_ta1mr	.btequ		7,ta1mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer A2 mode register
;-----------------------------------------------------------
ta2mr		.equ		0398h
;
tmod0_ta2mr	.btequ		0,ta2mr		; Operation mode select bit
tmod1_ta2mr	.btequ		1,ta2mr		; Operation mode select bit
mr0_ta2mr	.btequ		2,ta2mr		;
mr1_ta2mr	.btequ		3,ta2mr		;
mr2_ta2mr	.btequ		4,ta2mr		;
mr3_ta2mr	.btequ		5,ta2mr		;
tck0_ta2mr	.btequ		6,ta2mr		; Count source select bit
tck1_ta2mr	.btequ		7,ta2mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer A3 mode register
;-----------------------------------------------------------
ta3mr		.equ		0399h
;
tmod0_ta3mr	.btequ		0,ta3mr		; Operation mode select bit
tmod1_ta3mr	.btequ		1,ta3mr		; Operation mode select bit
mr0_ta3mr	.btequ		2,ta3mr		;
mr1_ta3mr	.btequ		3,ta3mr		;
mr2_ta3mr	.btequ		4,ta3mr		;
mr3_ta3mr	.btequ		5,ta3mr		;
tck0_ta3mr	.btequ		6,ta3mr		; Count source select bit
tck1_ta3mr	.btequ		7,ta3mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer A4 mode register
;-----------------------------------------------------------
ta4mr		.equ		039ah
;
tmod0_ta4mr	.btequ		0,ta4mr		; Operation mode select bit
tmod1_ta4mr	.btequ		1,ta4mr		; Operation mode select bit
mr0_ta4mr	.btequ		2,ta4mr		;
mr1_ta4mr	.btequ		3,ta4mr		;
mr2_ta4mr	.btequ		4,ta4mr		;
mr3_ta4mr	.btequ		5,ta4mr		;
tck0_ta4mr	.btequ		6,ta4mr		; Count source select bit
tck1_ta4mr	.btequ		7,ta4mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer B0 mode register
;-----------------------------------------------------------
tb0mr		.equ		039bh
;
tmod0_tb0mr	.btequ		0,tb0mr		; Operation mode select bit
tmod1_tb0mr	.btequ		1,tb0mr		; Operation mode select bit
mr0_tb0mr	.btequ		2,tb0mr		;
mr1_tb0mr	.btequ		3,tb0mr		;
mr2_tb0mr	.btequ		4,tb0mr		;
mr3_tb0mr	.btequ		5,tb0mr		;
tck0_tb0mr	.btequ		6,tb0mr		; Count source select bit
tck1_tb0mr	.btequ		7,tb0mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer B1 mode register
;-----------------------------------------------------------
tb1mr		.equ		039ch
;
tmod0_tb1mr	.btequ		0,tb1mr		; Operation mode select bit
tmod1_tb1mr	.btequ		1,tb1mr		; Operation mode select bit
mr0_tb1mr	.btequ		2,tb1mr		;
mr1_tb1mr	.btequ		3,tb1mr		;
mr2_tb1mr	.btequ		4,tb1mr		;
mr3_tb1mr	.btequ		5,tb1mr		;
tck0_tb1mr	.btequ		6,tb1mr		; Count source select bit
tck1_tb1mr	.btequ		7,tb1mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer B2 mode register
;-----------------------------------------------------------
tb2mr		.equ		039dh
;
tmod0_tb2mr	.btequ		0,tb2mr		; Operation mode select bit
tmod1_tb2mr	.btequ		1,tb2mr		; Operation mode select bit
mr0_tb2mr	.btequ		2,tb2mr		;
mr1_tb2mr	.btequ		3,tb2mr		;
mr2_tb2mr	.btequ		4,tb2mr		;
mr3_tb2mr	.btequ		5,tb2mr		;
tck0_tb2mr	.btequ		6,tb2mr		; Count source select bit
tck1_tb2mr	.btequ		7,tb2mr		; Count source select bit
;
;-----------------------------------------------------------
;  Timer B2 special mode register
;-----------------------------------------------------------
tb2sc		.equ		039eh
;
pwcon_tb2sc		.btequ	0,tb2sc		; Timer B2 reload timing switching bit
ivpcr1_tb2sc	.btequ	1,tb2sc		; Three-phase output port ~SD control bit 1
tb0en_tb2sc		.btequ	2,tb2sc		; Timer B0 operation mode select bit
tb1en_tb2sc		.btequ	3,tb2sc		; Timer B1 operation mode select bit
tb2sel_tb2sc	.btequ	4,tb2sc		; Trigger select bit
;
;-------------------------------------------------------
;	UART0 transmit/receive mode register
;-------------------------------------------------------
u0mr		.equ		03a0h
;
smd0_u0mr	.btequ		0,u0mr		; Serial I/O mode select bit
smd1_u0mr	.btequ		1,u0mr		; Serial I/O mode select bit
smd2_u0mr	.btequ		2,u0mr		; Serial I/O mode select bit
ckdir_u0mr	.btequ		3,u0mr		; Internal/external clock select bit
stps_u0mr	.btequ		4,u0mr		; Stop bit length select bit
pry_u0mr	.btequ		5,u0mr		; Odd/even parity select bit
prye_u0mr	.btequ		6,u0mr		; Parity enable bit
;
;-------------------------------------------------------
;  UART0 bit rate generator ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u0brg		.equ		03a1h
;
;-------------------------------------------------------
;  UART0 transmit buffer register ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u0tb		.equ		03a2h		; UART0 transmit buffer register
u0tbl		.equ		u0tb		; 		Low
u0tbh		.equ		u0tb+1		;		High
;
;-------------------------------------------------------
;  UART0 transmit/receive control register 0
;-------------------------------------------------------
u0c0		.equ		03a4h
;
clk0_u0c0	.btequ		0,u0c0		; BRG count source select bit
clk1_u0c0	.btequ		1,u0c0		; BRG count source select bit
crs_u0c0	.btequ		2,u0c0		; CTS/RTS function select bit
txept_u0c0	.btequ		3,u0c0		; Transmit register empty flag
crd_u0c0	.btequ		4,u0c0		; CTS/RTS enable bit
nch_u0c0	.btequ		5,u0c0		; Data output select bit
ckpol_u0c0	.btequ		6,u0c0		; CLK polarity select bit
uform_u0c0	.btequ		7,u0c0		; Transfer format select bit
;
;-------------------------------------------------------
;  UART0 transmit/receive control register 1
;-------------------------------------------------------
u0c1		.equ		03a5h
;
te_u0c1		.btequ		0,u0c1		; Transmit enable bit
ti_u0c1		.btequ		1,u0c1		; Transmit buffer empty flag
re_u0c1		.btequ		2,u0c1		; Receive enable bit
ri_u0c1		.btequ		3,u0c1		; Receive complete flag
;
;-------------------------------------------------------
;  UART0 receive buffer register
;-------------------------------------------------------
u0rb		.equ		03a6h
u0rbl		.equ		u0rb		;		Low
u0rbh		.equ		u0rb+1		;		High
;
oer_u0rb	.btequ		4,u0rbh		; Overrun error flag
fer_u0rb	.btequ		5,u0rbh		; Framing error flag
per_u0rb	.btequ		6,u0rbh		; Parity error flag
sum_u0rb	.btequ		7,u0rbh		; Error sum flag
;
;-------------------------------------------------------
;	UART1 transmit/receive mode register
;-------------------------------------------------------
u1mr		.equ		03a8h
;
smd0_u1mr	.btequ		0,u1mr		; Serial I/O mode select bit
smd1_u1mr	.btequ		1,u1mr		; Serial I/O mode select bit
smd2_u1mr	.btequ		2,u1mr		; Serial I/O mode select bit
ckdir_u1mr	.btequ		3,u1mr		; Internal/external clock select bit
stps_u1mr	.btequ		4,u1mr		; Stop bit length select bit
pry_u1mr	.btequ		5,u1mr		; Odd/even parity select bit
prye_u1mr	.btequ		6,u1mr		; Parity enable bit
;
;-------------------------------------------------------
;  UART1 bit rate generator ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u1brg		.equ		03a9h
;
;-------------------------------------------------------
;  UART1 transmit buffer register ; Use "MOV" instruction to write to this register.
;-------------------------------------------------------
u1tb		.equ		03aah
u1tbl		.equ		u1tb		; 		Low
u1tbh		.equ		u1tb+1		;		High
;
;-------------------------------------------------------
;  UART1 transmit/receive control register 0
;-------------------------------------------------------
u1c0		.equ		03ach
;
clk0_u1c0	.btequ		0,u1c0		; BRG count source select bit
clk1_u1c0	.btequ		1,u1c0		; BRG count source select bit
crs_u1c0	.btequ		2,u1c0		; CTS/RTS function select bit
txept_u1c0	.btequ		3,u1c0		; Transmit register empty flag
crd_u1c0	.btequ		4,u1c0		; CTS/RTS disable bit
nch_u1c0	.btequ		5,u1c0		; Data output select bit
ckpol_u1c0	.btequ		6,u1c0		; CLK polarity  select bit
uform_u1c0	.btequ		7,u1c0		; Transfer format select bit
;
;-------------------------------------------------------
;  UART1 transmit/receive control register 1
;-------------------------------------------------------
u1c1		.equ		03adh
;
te_u1c1		.btequ		0,u1c1		; Transmit enable bit
ti_u1c1		.btequ		1,u1c1		; Transmit buffer empty flag
re_u1c1		.btequ		2,u1c1		; Receive enable bit
ri_u1c1		.btequ		3,u1c1		; Receive complete flag
;
;-------------------------------------------------------
;  UART1 receive register
;-------------------------------------------------------
u1rb		.equ		03aeh
u1rbl		.equ		u1rb		;		Low
u1rbh		.equ		u1rb+1		;		High
;
oer_u1rb	.btequ		4,u1rbh		; Overrun error flag
fer_u1rb	.btequ		5,u1rbh		; Framing error flag
per_u1rb	.btequ		6,u1rbh		; Parity error flag
sum_u1rb	.btequ		7,u1rbh		; Error sum flag
;
;-------------------------------------------------------
;  UART transmit/receive control register 2
;-------------------------------------------------------
ucon		.equ		03b0h
;
u0irs		.btequ		0,ucon		; UART0 transmit interrupt cause select bit
u1irs		.btequ		1,ucon		; UART1 transmit interrupt cause select bit
u0rrm		.btequ		2,ucon		; UART0 continuous receive mode disable bit
u1rrm		.btequ		3,ucon		; UART1 continuous receive mode disable bit
clkmd0		.btequ		4,ucon		; UART1 CLK/CLKS select bit 0
clkmd1		.btequ		5,ucon		; UART1 CLK/CLKS select bit 1
rcsp		.btequ		6,ucon		; Separate UART0 RTS/CTS bit
;
;--------------------------------------------------------
;  Sfr address register
;--------------------------------------------------------
crcsar		.equ		03b4h
;
crcsarl		.equ		crcsar		; Low
crcsarh		.equ		crcsar+1	; High
;
crcsar0		.btequ		0,crcsarl	; sfr address register b0
crcsar1		.btequ		1,crcsarl	; sfr address register b1
crcsar2		.btequ		2,crcsarl	; sfr address register b2
crcsar3		.btequ		3,crcsarl	; sfr address register b3
crcsar4		.btequ		4,crcsarl	; sfr address register b4
crcsar5		.btequ		5,crcsarl	; sfr address register b5
crcsar6		.btequ		6,crcsarl	; sfr address register b6
crcsar7		.btequ		7,crcsarl	; sfr address register b7
crcsar8		.btequ		0,crcsarh	; sfr address register b8
crcsar9		.btequ		1,crcsarh	; sfr address register b9
crcsr		.btequ		6,crcsarh	; sfr address register b14
crcsw		.btequ		7,crcsarh	; sfr address register b15
;
;--------------------------------------------------------
;  Crc mode register
;--------------------------------------------------------
crcmr		.equ		03b6h
;
crcps		.btequ		0,crcmr		; 
crcms		.btequ		7,crcmr		; 
;
;--------------------------------------------------------
;	DMA0 request cause select register
;--------------------------------------------------------
dm0sl		.equ		03b8h
;
dsel0_dm0sl	.btequ		0,dm0sl		; DMA request cause select bit
dsel1_dm0sl	.btequ		1,dm0sl		; DMA request cause select bit
dsel2_dm0sl	.btequ		2,dm0sl		; DMA request cause select bit
dsel3_dm0sl	.btequ		3,dm0sl		; DMA request cause select bit
dms_dm0sl	.btequ		6,dm0sl		; DMA request cause expansion select bit
dsr_dm0sl	.btequ		7,dm0sl		; Software DMA request bit
;
;--------------------------------------------------------
;	DMA1 request cause select register
;--------------------------------------------------------
dm1sl		.equ		03bah
;
dsel0_dm1sl	.btequ		0,dm1sl		; DMA request cause select bit
dsel1_dm1sl	.btequ		1,dm1sl		; DMA request cause select bit
dsel2_dm1sl	.btequ		2,dm1sl		; DMA request cause select bit
dsel3_dm1sl	.btequ		3,dm1sl		; DMA request cause select bit
dms_dm1sl	.btequ		6,dm1sl		; DMA request cause expansion select bit
dsr_dm1sl	.btequ		7,dm1sl		; Software DMA request bit
;
;-------------------------------------------------------
;  CRC data register
;-------------------------------------------------------
crcd		.equ		03bch
;
crcdl		.equ		crcd		; Low
crcdh		.equ		crcd+1		; High
;
;-------------------------------------------------------
;  CRC input register
;-------------------------------------------------------
crcin		.equ		03beh
;
;-------------------------------------------------------
;  A/D register 0
;-------------------------------------------------------
ad0			.equ		03c0h
ad0l		.equ		ad0			;		Low
ad0h		.equ		ad0+1		;		High
;
;-------------------------------------------------------
;  AD register 1
;-------------------------------------------------------
ad1			.equ		03c2h
ad1l		.equ		ad1			;		Low
ad1h		.equ		ad1+1		;		High
;
;-------------------------------------------------------
;  AD register 2
;-------------------------------------------------------
ad2			.equ		03c4h
ad2l		.equ		ad2			;		Low
ad2h		.equ		ad2+1		;		High
;
;-------------------------------------------------------
;  AD register 3
;-------------------------------------------------------
ad3			.equ		03c6h
ad3l		.equ		ad3			;		Low
ad3h		.equ		ad3+1		;		High
;
;-------------------------------------------------------
;  AD register 4
;-------------------------------------------------------
ad4			.equ		03c8h
ad4l		.equ		ad4			;		Low
ad4h		.equ		ad4+1		;		High
;
;-------------------------------------------------------
;  AD register 5
;-------------------------------------------------------
ad5			.equ		03cah
ad5l		.equ		ad5			;		Low
ad5h		.equ		ad5+1		;		High
;
;-------------------------------------------------------
;  AD register 6
;-------------------------------------------------------
ad6			.equ		03cch
ad6l		.equ		ad6			;		Low
ad6h		.equ		ad6+1		;		High
;
;-------------------------------------------------------
;  AD register 7
;-------------------------------------------------------
ad7			.equ		03ceh
ad7l		.equ		ad7			;		Low
ad7h		.equ		ad7+1		;		High
;
;-------------------------------------------------------
;  AD trigger control register
;-------------------------------------------------------
adtrgcon	.equ		03d2h
;
sse			.btequ		0,adtrgcon	; A/D operation mode select bit 2
dte			.btequ		1,adtrgcon	; A/D operation mode select bit 3
hptrg0		.btequ		2,adtrgcon	; AN0 trigger select bit
hptrg1		.btequ		3,adtrgcon	; AN1 trigger select bit
;
;-------------------------------------------------------
;  AD convert status register 0
;-------------------------------------------------------
adstat0		.equ		03d3h
;
aderr0		.btequ		0,adstat0	; AN1 trigger status flag
aderr1		.btequ		1,adstat0	; Conversion termination flag
adtcsf		.btequ		3,adstat0	; Delayed triggered sweep status flag
adstt0		.btequ		4,adstat0	; AN0 conversion status flag
adstt1		.btequ		5,adstat0	; AN1 conversion status flag
adstrt0		.btequ		6,adstat0	; AN0 conversion completion status flag
adstrt1		.btequ		7,adstat0	; AN1 conversion completion status flag
;
;-------------------------------------------------------
;  AD control register 2
;-------------------------------------------------------
adcon2		.equ		03d4h
;
smp			.btequ		0,adcon2	; AD conversion method select bit
adgsel0		.btequ		1,adcon2	; AD input group select bit
adgsel1		.btequ		2,adcon2	; AD input group select bit
cks2		.btequ		4,adcon2	; Frequency select bit 2
trg1		.btequ		5,adcon2	; Trigger select bit
;
;-------------------------------------------------------
;  AD control register 0
;-------------------------------------------------------
adcon0		.equ		03d6h
;
ch0			.btequ		0,adcon0	; Analog input pin select bit
ch1			.btequ		1,adcon0	; Analog input pin select bit
ch2			.btequ		2,adcon0	; Analog input pin select bit
md0			.btequ		3,adcon0	; AD operation mode select bit 0
md1			.btequ		4,adcon0	; AD operation mode select bit 0
trg			.btequ		5,adcon0	; Trigger select bit
adst		.btequ		6,adcon0	; AD conversion start flag
cks0		.btequ		7,adcon0	; Frequency select bit 0
;
;-------------------------------------------------------
;  AD control register 1
;-------------------------------------------------------
adcon1		.equ		03d7h
;
scan0		.btequ		0,adcon1	; AD sweep pin select bit
scan1		.btequ		1,adcon1	; AD sweep pin select bit
md2			.btequ		2,adcon1	; AD operation mode select bit 1
bits		.btequ		3,adcon1	; 8/10 bit mode select bit
cks1		.btequ		4,adcon1	; Frequency select bit 1
vcut		.btequ		5,adcon1	; Vref connect bit
;
;-------------------------------------------------------
;  Port P0 register
;-------------------------------------------------------
p0			.equ		03e0h
;
p0_0		.btequ		0,p0
p0_1		.btequ		1,p0
p0_2		.btequ		2,p0
p0_3		.btequ		3,p0
p0_4		.btequ		4,p0
p0_5		.btequ		5,p0
p0_6		.btequ		6,p0
p0_7		.btequ		7,p0
;
;-------------------------------------------------------
;  Port P1 register
;-------------------------------------------------------
p1			.equ		03e1h
;
p1_0		.btequ		0,p1
p1_1		.btequ		1,p1
p1_2		.btequ		2,p1
p1_3		.btequ		3,p1
p1_4		.btequ		4,p1
p1_5		.btequ		5,p1
p1_6		.btequ		6,p1
p1_7		.btequ		7,p1
;
;-------------------------------------------------------
;  Port P0 direction register
;-------------------------------------------------------
pd0			.equ		03e2h
;
pd0_0		.btequ		0,pd0
pd0_1		.btequ		1,pd0
pd0_2		.btequ		2,pd0
pd0_3		.btequ		3,pd0
pd0_4		.btequ		4,pd0
pd0_5		.btequ		5,pd0
pd0_6		.btequ		6,pd0
pd0_7		.btequ		7,pd0
;
;-------------------------------------------------------
;  Port P1 direction register
;-------------------------------------------------------
pd1			.equ		03e3h
;
pd1_0		.btequ		0,pd1
pd1_1		.btequ		1,pd1
pd1_2		.btequ		2,pd1
pd1_3		.btequ		3,pd1
pd1_4		.btequ		4,pd1
pd1_5		.btequ		5,pd1
pd1_6		.btequ		6,pd1
pd1_7		.btequ		7,pd1
;
;-------------------------------------------------------
;  Port P2 register
;-------------------------------------------------------
p2			.equ		03e4h
;
p2_0		.btequ		0,p2
p2_1		.btequ		1,p2
p2_2		.btequ		2,p2
p2_3		.btequ		3,p2
p2_4		.btequ		4,p2
p2_5		.btequ		5,p2
p2_6		.btequ		6,p2
p2_7		.btequ		7,p2
;
;-------------------------------------------------------
;  Port P3 register
;-------------------------------------------------------
p3			.equ		03e5h
;
p3_0		.btequ		0,p3
p3_1		.btequ		1,p3
p3_2		.btequ		2,p3
p3_3		.btequ		3,p3
p3_4		.btequ		4,p3
p3_5		.btequ		5,p3
p3_6		.btequ		6,p3
p3_7		.btequ		7,p3
;
;-------------------------------------------------------
;  Port P2 direction register
;-------------------------------------------------------
pd2			.equ		03e6h
;
pd2_0		.btequ		0,pd2
pd2_1		.btequ		1,pd2
pd2_2		.btequ		2,pd2
pd2_3		.btequ		3,pd2
pd2_4		.btequ		4,pd2
pd2_5		.btequ		5,pd2
pd2_6		.btequ		6,pd2
pd2_7		.btequ		7,pd2
;
;-------------------------------------------------------
;  Port P3 direction register
;-------------------------------------------------------
pd3			.equ		03e7h
;
pd3_0		.btequ		0,pd3
pd3_1		.btequ		1,pd3
pd3_2		.btequ		2,pd3
pd3_3		.btequ		3,pd3
pd3_4		.btequ		4,pd3
pd3_5		.btequ		5,pd3
pd3_6		.btequ		6,pd3
pd3_7		.btequ		7,pd3
;
;-------------------------------------------------------
;  Port P6 register
;-------------------------------------------------------
p6			.equ		03ech
;
p6_0		.btequ		0,p6
p6_1		.btequ		1,p6
p6_2		.btequ		2,p6
p6_3		.btequ		3,p6
p6_4		.btequ		4,p6
p6_5		.btequ		5,p6
p6_6		.btequ		6,p6
p6_7		.btequ		7,p6
;
;-------------------------------------------------------
;  Port P7 register
;-------------------------------------------------------
p7			.equ		03edh
;
p7_0		.btequ		0,p7
p7_1		.btequ		1,p7
p7_2		.btequ		2,p7
p7_3		.btequ		3,p7
p7_4		.btequ		4,p7
p7_5		.btequ		5,p7
p7_6		.btequ		6,p7
p7_7		.btequ		7,p7
;
;-------------------------------------------------------
;  Port P6 direction register
;-------------------------------------------------------
pd6			.equ		03eeh
;
pd6_0		.btequ		0,pd6
pd6_1		.btequ		1,pd6
pd6_2		.btequ		2,pd6
pd6_3		.btequ		3,pd6
pd6_4		.btequ		4,pd6
pd6_5		.btequ		5,pd6
pd6_6		.btequ		6,pd6
pd6_7		.btequ		7,pd6
;
;-------------------------------------------------------
;  Port P7 direction register
;-------------------------------------------------------
pd7			.equ		03efh
;
pd7_0		.btequ		0,pd7
pd7_1		.btequ		1,pd7
pd7_2		.btequ		2,pd7
pd7_3		.btequ		3,pd7
pd7_4		.btequ		4,pd7
pd7_5		.btequ		5,pd7
pd7_6		.btequ		6,pd7
pd7_7		.btequ		7,pd7
;
;-------------------------------------------------------
;  Port P8 register
;-------------------------------------------------------
p8			.equ		03f0h
;
p8_0		.btequ		0,p8
p8_1		.btequ		1,p8
p8_2		.btequ		2,p8
p8_3		.btequ		3,p8
p8_4		.btequ		4,p8
p8_5		.btequ		5,p8
p8_6		.btequ		6,p8
p8_7		.btequ		7,p8
;
;-------------------------------------------------------
;  Port P9 register
;-------------------------------------------------------
p9			.equ		03f1h
;
p9_0		.btequ		0,p9
p9_1		.btequ		1,p9
p9_2		.btequ		2,p9
p9_3		.btequ		3,p9
p9_5		.btequ		5,p9
p9_6		.btequ		6,p9
p9_7		.btequ		7,p9
;
;-------------------------------------------------------
;  Port P8 direction register
;-------------------------------------------------------
pd8			.equ		03f2h
;
pd8_0		.btequ		0,pd8
pd8_1		.btequ		1,pd8
pd8_2		.btequ		2,pd8
pd8_3		.btequ		3,pd8
pd8_4		.btequ		4,pd8
pd8_5		.btequ		5,pd8
pd8_6		.btequ		6,pd8
pd8_7		.btequ		7,pd8
;
;-------------------------------------------------------
;  Port P9 direction register
;-------------------------------------------------------
pd9			.equ		03f3h
;
pd9_0		.btequ		0,pd9
pd9_1		.btequ		1,pd9
pd9_2		.btequ		2,pd9
pd9_3		.btequ		3,pd9
pd9_5		.btequ		5,pd9
pd9_6		.btequ		6,pd9
pd9_7		.btequ		7,pd9
;
;-------------------------------------------------------
;  Port P10 register
;-------------------------------------------------------
p10			.equ		03f4h
;
p10_0		.btequ		0,p10
p10_1		.btequ		1,p10
p10_2		.btequ		2,p10
p10_3		.btequ		3,p10
p10_4		.btequ		4,p10
p10_5		.btequ		5,p10
p10_6		.btequ		6,p10
p10_7		.btequ		7,p10
;
;-------------------------------------------------------
;  Port P10 direction register
;-------------------------------------------------------
pd10		.equ		03f6h
;
pd10_0		.btequ		0,pd10
pd10_1		.btequ		1,pd10
pd10_2		.btequ		2,pd10
pd10_3		.btequ		3,pd10
pd10_4		.btequ		4,pd10
pd10_5		.btequ		5,pd10
pd10_6		.btequ		6,pd10
pd10_7		.btequ		7,pd10
;
;-------------------------------------------------------
;	Pull-up control register 0
;-------------------------------------------------------
pur0		.equ		03fch
;
pu00		.btequ		0,pur0		; Pull-up register 00
pu01		.btequ		1,pur0		; Pull-up register 01
pu02		.btequ		2,pur0		; Pull-up register 02
pu03		.btequ		3,pur0		; Pull-up register 03
pu04		.btequ		4,pur0		; Pull-up register 04
pu05		.btequ		5,pur0		; Pull-up register 05
pu06		.btequ		6,pur0		; Pull-up register 06
pu07		.btequ		7,pur0		; Pull-up register 07
;
;-------------------------------------------------------
;	Pull-up control register 1
;-------------------------------------------------------
pur1		.equ		03fdh
;
pu14		.btequ		4,pur1		; Pull-up register 14
pu15		.btequ		5,pur1		; Pull-up register 15
pu16		.btequ		6,pur1		; Pull-up register 16
pu17		.btequ		7,pur1		; Pull-up register 17
;
;-------------------------------------------------------
;	Pull-up control register 2
;-------------------------------------------------------
pur2		.equ		03feh
;
pu20		.btequ		0,pur2		; Pull-up register 20
pu21		.btequ		1,pur2		; Pull-up register 21
pu22		.btequ		2,pur2		; Pull-up register 22
pu23		.btequ		3,pur2		; Pull-up register 23
pu24		.btequ		4,pur2		; Pull-up register 24
pu25		.btequ		5,pur2		; Pull-up register 25
;
;-------------------------------------------------------
;	Port control register
;-------------------------------------------------------
pcr			.equ		03ffh
;
pcr0		.btequ		0,pcr		; Port 1 control bit

