$date
	Wed May  1 17:58:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 1 ! d_stall $end
$var wire 1 " e1_stall $end
$var wire 1 # e2_stall $end
$var wire 1 $ f1_stall $end
$var wire 1 % f2_stall $end
$var wire 1 & ld_ld_hazard $end
$var wire 1 ' mem_wen $end
$var wire 1 ( mis_load $end
$var wire 1 ) mis_store_wire $end
$var wire 1 * print $end
$var wire 4 + reg_waddr [3:0] $end
$var wire 1 , reg_wen $end
$var wire 1 - self_modify_d $end
$var wire 1 . self_modify_e1 $end
$var wire 1 / self_modify_e2 $end
$var wire 1 0 self_modify_f2 $end
$var wire 1 1 temp $end
$var wire 4 2 rt [3:0] $end
$var wire 16 3 reg_wdata [15:0] $end
$var wire 16 4 reg_rdata1 [15:0] $end
$var wire 16 5 reg_rdata0 [15:0] $end
$var wire 4 6 reg_raddr1 [3:0] $end
$var wire 4 7 reg_raddr0 [3:0] $end
$var wire 4 8 rb [3:0] $end
$var wire 4 9 ra [3:0] $end
$var wire 4 : op [3:0] $end
$var wire 16 ; mem_wdata [15:0] $end
$var wire 16 < mem_waddr [15:0] $end
$var wire 16 = mem_rdata1 [15:0] $end
$var wire 16 > mem_raddr1 [15:0] $end
$var wire 16 ? mem_raddr0 [15:0] $end
$var wire 16 @ instruction [15:0] $end
$var wire 4 A insID [3:0] $end
$var wire 1 B flush $end
$var wire 16 C current_word [15:0] $end
$var wire 1 D clk $end
$var wire 16 E calc_vtb [15:0] $end
$var wire 16 F calc_va [15:0] $end
$var reg 4 G d_insID [3:0] $end
$var reg 16 H d_pc [15:0] $end
$var reg 4 I d_ra [3:0] $end
$var reg 4 J d_rb [3:0] $end
$var reg 4 K d_rt [3:0] $end
$var reg 1 L d_v $end
$var reg 4 M e1_insID [3:0] $end
$var reg 16 N e1_pc [15:0] $end
$var reg 4 O e1_ra [3:0] $end
$var reg 4 P e1_rb [3:0] $end
$var reg 4 Q e1_rt [3:0] $end
$var reg 1 R e1_v $end
$var reg 16 S e1_va [15:0] $end
$var reg 16 T e1_vtb [15:0] $end
$var reg 1 U e2_branch $end
$var reg 4 V e2_insID [3:0] $end
$var reg 16 W e2_pc [15:0] $end
$var reg 4 X e2_ra [3:0] $end
$var reg 4 Y e2_rb [3:0] $end
$var reg 16 Z e2_result [15:0] $end
$var reg 4 [ e2_rt [3:0] $end
$var reg 1 \ e2_st_ld_hazard $end
$var reg 1 ] e2_v $end
$var reg 16 ^ e2_va [15:0] $end
$var reg 16 _ e2_vtb [15:0] $end
$var reg 1 ` f1_v $end
$var reg 16 a f2_pc [15:0] $end
$var reg 1 b f2_v $end
$var reg 1 c flushing $end
$var reg 1 d halt $end
$var reg 1 e mis_store $end
$var reg 1 f misaligned_pc_primed $end
$var reg 16 g pc [15:0] $end
$var reg 16 h prev_word [15:0] $end
$var reg 1 i stall $end
$var reg 16 j stall_instruction [15:0] $end
$var reg 16 k wb_pc [15:0] $end
$var reg 1 l wb_v $end
$var reg 16 m wb_va [15:0] $end
$var reg 16 n wb_vt [15:0] $end
$scope module c0 $end
$var wire 1 D clk $end
$var reg 1 o theClock $end
$upscope $end
$scope module ctr $end
$var wire 1 D clk $end
$var wire 1 d isHalt $end
$var reg 32 p count [31:0] $end
$upscope $end
$scope module mem $end
$var wire 1 D clk $end
$var wire 15 q raddr0_ [15:1] $end
$var wire 15 r raddr1_ [15:1] $end
$var wire 16 s rdata0_ [15:0] $end
$var wire 16 t rdata1_ [15:0] $end
$var wire 15 u waddr [15:1] $end
$var wire 16 v wdata [15:0] $end
$var wire 1 ' wen $end
$var reg 15 w raddr0 [15:1] $end
$var reg 15 x raddr1 [15:1] $end
$var reg 16 y rdata0 [15:0] $end
$var reg 16 z rdata1 [15:0] $end
$upscope $end
$scope module regs $end
$var wire 1 D clk $end
$var wire 4 { raddr0_ [3:0] $end
$var wire 4 | raddr1_ [3:0] $end
$var wire 16 } rdata0 [15:0] $end
$var wire 16 ~ rdata1 [15:0] $end
$var wire 4 !" waddr [3:0] $end
$var wire 16 "" wdata [15:0] $end
$var wire 1 , wen $end
$var reg 4 #" raddr0 [3:0] $end
$var reg 4 $" raddr1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
b0 p
1o
b0 n
b0 m
0l
bx k
bx j
xi
bx h
b0 g
0f
0e
0d
0c
0b
bx a
1`
bx _
bx ^
0]
x\
bx [
bx Z
bx Y
bx X
bx W
bx V
xU
bx T
bx S
0R
bx Q
bx P
bx O
bx N
bx M
0L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
1D
bx C
0B
bx A
bx @
b0 ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
x1
00
0/
0.
0-
0,
bx +
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#500
0D
0o
#1000
b1 q
b10 ?
b1 p
b0 w
bx n
bx m
0\
0i
b0 a
1b
b10 g
1D
1o
#1500
0D
0o
#2000
b1 A
b110 7
b110 {
b0 6
b0 |
b10 q
b1000 :
b110 9
b1000 8
b0 2
b100 ?
b1000011010000000 @
b0 H
b10 a
1L
b100 g
b1000011010000000 C
b1000011010000000 s
b1000011010000000 y
b1 w
b10 p
1D
1o
#2500
0D
0o
#3000
b101 8
b11 q
0$
b110 ?
b1000011001010000 @
0(
b11 p
b1000011001010000 C
b1000011001010000 s
b1000011001010000 y
b10 w
b0 $"
b110 #"
b10000110xxxxxxxx n
b0 K
b1000 J
01
b110 I
b1 G
1f
b1000011010000000 h
b1000011010000000 j
b0 N
b10 H
b100 a
1R
b110 g
1D
1o
#3500
0D
0o
#4000
b100 q
b1100 8
b1000 ?
b0 E
b1000011011000000 @
b0 Q
b1000 P
b101 J
b110 O
b0 T
b1 M
b1000011001010000 h
b1000011001010000 j
b0 W
b10 N
b100 H
b110 a
1]
b1000 g
b1000011011000000 C
b1000011011000000 s
b1000011011000000 y
b11 w
b100 p
1D
1o
#4500
0D
0o
#5000
b0xxxxxxxx ;
b0xxxxxxxx v
b101 q
1*
b1010 ?
b1101000 3
b1101000 ""
b101 p
b100 w
0U
b1101000 Z
b0 +
b0 !"
b0 [
b1000 Y
b101 P
b1100 J
b110 X
b0 _
b1 V
b1000011011000000 h
b1000011011000000 j
b0 k
b10 W
b100 N
b110 H
b1000 a
1l
b1010 g
1D
1o
#5500
0D
0o
#6000
b110 q
b1111 8
b1100 ?
b1100101 3
b1100101 ""
b1000011011110000 @
b1000011000000000 n
b1100101 Z
b101 Y
b1100 P
b10 k
b100 W
b110 N
b1000 H
b1010 a
b1100 g
b1000011011110000 C
b1000011011110000 s
b1000011011110000 y
b101 w
b110 p
1D
1o
#6500
0D
0o
#7000
b0 7
b0 {
b0 9
b1010 8
b111 q
b1110 ?
b1000000010100000 @
b1101100 3
b1101100 ""
b111 p
b1000000010100000 C
b1000000010100000 s
b1000000010100000 y
b110 w
b1101100 Z
b1100 Y
b1111 J
b1000011011110000 h
b1000011011110000 j
b100 k
b110 W
b1000 N
b1010 H
b1100 a
b1110 g
1D
1o
#7500
0D
0o
#8000
b1111 A
b0 r
b1111 7
b1111 {
b1111 6
b1111 |
b0 >
b1000 q
b1111 :
b1111 9
b1111 8
b1111 2
b10000 ?
b1111111111111111 @
b1000000000000000 n
b1111 P
b1010 J
11
b0 I
b1000000010100000 h
b1000000010100000 j
b110 k
b1000 W
b1010 N
b1100 H
b1110 a
b10000 g
b0 #"
b1111111111111111 C
b1111111111111111 s
b1111111111111111 y
b111 w
b1000 p
1D
1o
#8500
0D
0o
#9000
bx r
bx A
bx >
bx 7
bx {
bx 6
bx |
bx :
bx 9
bx 8
bx 2
b1001 q
b10010 ?
bx @
b1101111 3
b1101111 ""
b0 F
b1001 p
bx C
bx s
bx y
b0 x
b1000 w
b1111 $"
b1111 #"
b1111111100000000 n
b1101111 Z
b1111 K
b1111 Y
b1010 P
b1111 J
b0 O
01
b1111 I
b0 S
b1111 G
b1111111111111111 h
b1111111111111111 j
b1000 k
b1010 W
b1100 N
b1110 H
b10000 a
b10010 g
1D
1o
#9500
0D
0o
#10000
x$
x(
bx q
b0 ;
b0 v
b0 u
bx ?
b1010 3
b1010 ""
bx E
b0 <
bx F
bx00000000 n
b1010 Z
b1111 Q
bx K
b1010 Y
b1111 P
bx J
b0 X
b1111 O
x1
bx I
bx T
b0 ^
bx S
b1111 M
bx G
bx h
bx j
b1010 k
b1100 W
b1110 N
b10000 H
b10010 a
b10100 g
bx $"
bx #"
b1000011010000000 =
b1000011010000000 t
b1000011010000000 z
bx x
b1001 w
b1010 p
1D
1o
#10500
0D
0o
#11000
0%
0!
0"
0#
0&
0*
0,
bx ;
bx v
bx u
b0 3
b0 ""
bx <
b1011 p
bx =
bx t
bx z
bx w
b0 m
b0 Z
b1111 +
b1111 !"
b1111 [
bx Q
b1111 Y
bx P
b1111 X
bx O
bx _
bx ^
b1111 V
bx M
b1100 k
b1110 W
b10000 N
b10010 H
b10100 a
xb
b101x0 g
1D
1o
#11500
0D
0o
#12000
bx 3
bx ""
1d
bx n
bx m
xU
bx Z
bx +
bx !"
bx [
bx Y
bx X
bx V
b1110 k
b10000 W
b10010 N
b10100 H
b101x0 a
0l
xL
bx g
b1100 p
1D
1o
#12500
0D
0o
#13000
x%
x!
x"
x#
x0
x-
x.
x&
x/
x)
xB
x,
x'
x*
0d
xf
b10000 k
b10010 W
b10100 N
b101x0 H
bx a
1l
xR
1D
1o
