/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_3z;
  assign celloutsig_0_13z = in_data[19] ? celloutsig_0_6z : celloutsig_0_4z;
  assign celloutsig_0_17z = celloutsig_0_6z ? celloutsig_0_11z : celloutsig_0_9z;
  assign celloutsig_0_22z = celloutsig_0_14z ? celloutsig_0_9z : celloutsig_0_18z;
  assign celloutsig_1_2z = in_data[159:152] <= { in_data[160:154], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_8z[19:14], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z } <= in_data[147:138];
  assign celloutsig_1_18z = { in_data[112:103], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z } <= { celloutsig_1_8z[14:4], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = in_data[12:1] <= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_12z = in_data[19:17] <= { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[61:41] <= { in_data[36:17], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z } <= { in_data[44], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_18z } <= { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[36] & ~(in_data[16]);
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(in_data[130]);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_1_10z = celloutsig_1_9z & ~(celloutsig_1_4z);
  assign celloutsig_1_17z = celloutsig_1_2z & ~(celloutsig_1_6z);
  assign celloutsig_0_6z = celloutsig_0_3z & ~(celloutsig_0_5z);
  assign celloutsig_0_7z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_3z = ~^ in_data[30:27];
  assign celloutsig_1_4z = ~^ { in_data[183:179], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = ~^ in_data[188:183];
  assign celloutsig_1_14z = ~^ { in_data[109], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z[20:2], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_27z = ~^ { in_data[50], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_31z = ~^ in_data[40:33];
  assign celloutsig_1_0z = ~^ in_data[172:167];
  assign celloutsig_1_1z = ~^ { in_data[121:111], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 22'h000000;
    else if (clkin_data[0]) celloutsig_1_8z = { in_data[127:112], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
