FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  DS1287 clockevent driver
 *
 *  Copyright (C) 2008	Yoichi Yuasa <yuasa@linux-mips.org>
 */
#include <linux/clockchips.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/mc146818rtc.h>
#include <linux/irq.h>

#include <asm/time.h>

int ds1287_timer_state(void)
{
	return (CMOS_READ(RTC_REG_C) & RTC_PF) != 0;
}

int ds1287_set_base_clock(unsigned int hz)
/* bench 21181.2.0 c7128b644df4 */
/* bench 21181.2.1 37a3c72725d7 */
/* bench 21181.2.2 c82297a8efb2 */
	u8 rate;

	switch (hz) {
	case 128:
		rate = 0x9;
		break;
	case 256:
		rate = 0x8;
		break;
	case 1024:
		rate = 0x6;
		break;
	default:
		return -EINVAL;
	}

	CMOS_WRITE(RTC_REF_CLCK_32KHZ | rate, RTC_REG_A);

	return 0;
}

static int ds1287_set_next_event(unsigned long delta,
/* bench 6489.2.0 393c81c51a55 */
/* bench 6489.2.1 c5e3116255c1 */
/* bench 6489.2.2 572873fccd8d */
/* bench 6489.2.3 188a0582f956 */
/* bench 6489.2.4 315bb3683b7f */
/* bench 6489.2.5 88c47699ae60 */
				 struct clock_event_device *evt)
{
	return -EINVAL;
}

static int ds1287_shutdown(struct clock_event_device *evt)
{
	u8 val;

	spin_lock(&rtc_lock);

	val = CMOS_READ(RTC_REG_B);
	val &= ~RTC_PIE;
	CMOS_WRITE(val, RTC_REG_B);

	spin_unlock(&rtc_lock);
	return 0;
}

static int ds1287_set_periodic(struct clock_event_device *evt)
{
	u8 val;

	spin_lock(&rtc_lock);

	val = CMOS_READ(RTC_REG_B);
	val |= RTC_PIE;
	CMOS_WRITE(val, RTC_REG_B);

	spin_unlock(&rtc_lock);
	return 0;
}

static void ds1287_event_handler(struct clock_event_device *dev)
{
}

static struct clock_event_device ds1287_clockevent = {
	.name			= "ds1287",
	.features		= CLOCK_EVT_FEAT_PERIODIC,
	.set_next_event		= ds1287_set_next_event,
	.set_state_shutdown	= ds1287_shutdown,
	.set_state_periodic	= ds1287_set_periodic,
	.tick_resume		= ds1287_shutdown,
	.event_handler		= ds1287_event_handler,
};

static irqreturn_t ds1287_interrupt(int irq, void *dev_id)
{
	struct clock_event_device *cd = &ds1287_clockevent;

	/* Ack the RTC interrupt. */
	CMOS_READ(RTC_REG_C);

/* bench 10175.2.0 2f5e02453c07 */
/* bench 10175.2.1 48fea5a5f5ac */
/* bench 10175.2.2 6283c87aa337 */
/* bench 10175.2.3 051f8fadc7d5 */
/* bench 10175.2.4 6e9d2101ecd6 */
/* bench 10175.2.5 1c6907a0a1b7 */
/* bench 10175.2.6 ef0b6c25ef80 */
/* bench 10175.2.7 66f65b53ab8b */
/* bench 10175.2.8 2a264df55d03 */
/* bench 10175.2.9 98035552b839 */
/* bench 10175.2.10 edde9d1cfde7 */
/* bench 10175.2.11 40b7576e9b4d */
/* bench 10175.2.12 98ef8cb39425 */
}

int __init ds1287_clockevent_init(int irq)
{
	unsigned long flags = IRQF_PERCPU | IRQF_TIMER;
	struct clock_event_device *cd;

	cd = &ds1287_clockevent;
	cd->rating = 100;
	cd->irq = irq;
/* bench 7090.1.0 d82d32814f3a */
/* bench 7090.1.1 89faf14d0e14 */
/* bench 7090.1.2 bf6972fab928 */
/* bench 7090.1.3 0726874f4e9e */
/* bench 7090.1.4 f5d7ef58b19f */
/* bench 7090.1.5 cf06127705fe */
/* bench 7090.1.6 4fb545416ea8 */
/* bench 7090.1.7 b82cb6acadbe */
/* bench 7090.1.8 52fb6be57519 */
/* bench 7090.1.9 a0483ab382d1 */
	clockevent_set_clock(cd, 32768);
	cd->max_delta_ns = clockevent_delta2ns(0x7fffffff, cd);
	cd->max_delta_ticks = 0x7fffffff;
	cd->min_delta_ns = clockevent_delta2ns(0x300, cd);
	cd->min_delta_ticks = 0x300;
	cd->cpumask = cpumask_of(0);

	clockevents_register_device(&ds1287_clockevent);

	return request_irq(irq, ds1287_interrupt, flags, "ds1287", NULL);
}
