Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 31 09:22:54 2025
| Host         : LAPTOP-92BOST6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Horizon_timing_summary_routed.rpt -pb Horizon_timing_summary_routed.pb -rpx Horizon_timing_summary_routed.rpx -warn_on_violation
| Design       : Horizon
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                361         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
HPDR-1     Warning           Port pin direction inconsistency           1           
SYNTH-10   Warning           Wide multiplier                            3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register   4           
TIMING-16  Warning           Large setup violation                      10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (671)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (408)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (671)
--------------------------
 There are 328 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Audio/composantAudio/PWM_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA1/VGA_VS_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (408)
--------------------------------------------------
 There are 408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.275      -47.938                     11                  688        0.046        0.000                      0                  688        2.387        0.000                       0                   357  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
dll1/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dll1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.275      -47.938                     11                  688        0.046        0.000                      0                  688        2.387        0.000                       0                   353  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dll1/inst/clk_in1
  To Clock:  dll1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dll1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dll1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -5.275ns,  Total Violation      -47.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.275ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.821ns  (logic 5.987ns (50.648%)  route 5.834ns (49.352%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.539    12.118    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.332    12.450 r  cal1/pitch_s[12]_i_4_comp/O
                         net (fo=5, routed)           0.861    13.311    cal1/pitch_s[12]_i_4_n_0
    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.435 r  cal1/pitch_s[7]_i_1/O
                         net (fo=1, routed)           0.000    13.435    cal1/pitch_s[7]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[7]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y108        FDRE (Setup_fdre_C_D)        0.032     8.159    cal1/pitch_s_reg[7]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                 -5.275    

Slack (VIOLATED) :        -5.184ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.727ns  (logic 5.987ns (51.051%)  route 5.740ns (48.949%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 8.235 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.475    12.054    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.332    12.386 r  cal1/pitch_s[12]_i_5/O
                         net (fo=4, routed)           0.832    13.217    cal1/pitch_s10_in[5]
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.341 r  cal1/pitch_s[12]_i_1/O
                         net (fo=1, routed)           0.000    13.341    cal1/pitch_s[12]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  cal1/pitch_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.498     8.235    cal1/CLK
    SLICE_X49Y109        FDRE                                         r  cal1/pitch_s_reg[12]/C
                         clock pessimism              0.006     8.241    
                         clock uncertainty           -0.114     8.126    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)        0.031     8.157    cal1/pitch_s_reg[12]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                 -5.184    

Slack (VIOLATED) :        -5.093ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 5.987ns (51.469%)  route 5.645ns (48.531%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 8.233 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.532    12.110    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.332    12.442 r  cal1/pitch_s[12]_i_6/O
                         net (fo=3, routed)           0.680    13.122    cal1/pitch_s10_in[7]
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.246 r  cal1/pitch_s[8]_i_1/O
                         net (fo=1, routed)           0.000    13.246    cal1/pitch_s[8]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  cal1/pitch_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.496     8.233    cal1/CLK
    SLICE_X51Y109        FDRE                                         r  cal1/pitch_s_reg[8]/C
                         clock pessimism              0.006     8.239    
                         clock uncertainty           -0.114     8.124    
    SLICE_X51Y109        FDRE (Setup_fdre_C_D)        0.029     8.153    cal1/pitch_s_reg[8]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                 -5.093    

Slack (VIOLATED) :        -4.976ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 5.987ns (51.964%)  route 5.534ns (48.036%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 8.237 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.511    12.090    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y107        LUT4 (Prop_lut4_I0_O)        0.332    12.422 r  cal1/pitch_s[6]_i_2/O
                         net (fo=4, routed)           0.589    13.011    cal1/pitch_s[6]_i_2_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.135 r  cal1/pitch_s[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    13.135    cal1/pitch_s[4]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  cal1/pitch_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.500     8.237    cal1/CLK
    SLICE_X49Y105        FDRE                                         r  cal1/pitch_s_reg[4]/C
                         clock pessimism              0.006     8.243    
                         clock uncertainty           -0.114     8.128    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.031     8.159    cal1/pitch_s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                 -4.976    

Slack (VIOLATED) :        -4.873ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.417ns  (logic 5.987ns (52.437%)  route 5.430ns (47.563%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.539    12.118    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.332    12.450 r  cal1/pitch_s[12]_i_4_comp/O
                         net (fo=5, routed)           0.458    12.907    cal1/pitch_s[12]_i_4_n_0
    SLICE_X49Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.031 r  cal1/pitch_s[5]_i_1/O
                         net (fo=1, routed)           0.000    13.031    cal1/pitch_s[5]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[5]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y108        FDRE (Setup_fdre_C_D)        0.031     8.158    cal1/pitch_s_reg[5]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                 -4.873    

Slack (VIOLATED) :        -4.856ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 5.987ns (52.511%)  route 5.414ns (47.489%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.511    12.090    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y107        LUT4 (Prop_lut4_I0_O)        0.332    12.422 r  cal1/pitch_s[6]_i_2/O
                         net (fo=4, routed)           0.469    12.891    cal1/pitch_s[6]_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  cal1/pitch_s[3]_i_1/O
                         net (fo=1, routed)           0.000    13.015    cal1/pitch_s[3]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[3]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.032     8.159    cal1/pitch_s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                 -4.856    

Slack (VIOLATED) :        -4.828ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 5.987ns (52.645%)  route 5.385ns (47.355%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.511    12.090    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y107        LUT4 (Prop_lut4_I0_O)        0.332    12.422 r  cal1/pitch_s[6]_i_2/O
                         net (fo=4, routed)           0.440    12.862    cal1/pitch_s[6]_i_2_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.986 r  cal1/pitch_s[6]_i_1/O
                         net (fo=1, routed)           0.000    12.986    cal1/pitch_s[6]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y108        FDRE                                         r  cal1/pitch_s_reg[6]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y108        FDRE (Setup_fdre_C_D)        0.031     8.158    cal1/pitch_s_reg[6]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 -4.828    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 5.987ns (53.843%)  route 5.132ns (46.157%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.511    12.090    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y107        LUT4 (Prop_lut4_I0_O)        0.332    12.422 r  cal1/pitch_s[6]_i_2/O
                         net (fo=4, routed)           0.187    12.609    cal1/pitch_s[6]_i_2_n_0
    SLICE_X49Y107        LUT5 (Prop_lut5_I0_O)        0.124    12.733 r  cal1/pitch_s[2]_i_1/O
                         net (fo=1, routed)           0.000    12.733    cal1/pitch_s[2]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[2]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.031     8.158    cal1/pitch_s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.140ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 5.863ns (54.888%)  route 4.819ns (45.112%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.385    11.964    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X49Y107        LUT5 (Prop_lut5_I3_O)        0.332    12.296 r  cal1/pitch_s[0]_i_1/O
                         net (fo=1, routed)           0.000    12.296    cal1/pitch_s[0]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.499     8.236    cal1/CLK
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[0]/C
                         clock pessimism              0.006     8.242    
                         clock uncertainty           -0.114     8.127    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.029     8.156    cal1/pitch_s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.156    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 -4.140    

Slack (VIOLATED) :        -4.083ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 5.863ns (54.940%)  route 4.809ns (45.060%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.234 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.612     1.614    cal1/CLK
    SLICE_X56Y103        FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  cal1/pitch_add_reg[0]/Q
                         net (fo=11, routed)          0.202     2.334    cal1/pitch_add[0]
    SLICE_X57Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.352     2.810    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.390 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.390    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.612 r  cal1/pitch_s1__0_carry_i_9/O[0]
                         net (fo=7, routed)           0.320     3.932    cal1/pitch_s3[5]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.299     4.231 r  cal1/pitch_s1__0_carry_i_10/O
                         net (fo=13, routed)          1.012     5.244    cal1/pitch_s1__0_carry_i_10_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.368 r  cal1/pitch_s1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.368    cal1/pitch_s1__0_carry_i_4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.744 r  cal1/pitch_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    cal1/pitch_s1__0_carry_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.059 r  cal1/pitch_s1__0_carry__0/O[3]
                         net (fo=3, routed)           0.457     6.516    cal1/pitch_s1__0_carry__0_n_4
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.307     6.823 r  cal1/pitch_s1__43_carry__0_i_4/O
                         net (fo=1, routed)           0.666     7.489    cal1/pitch_s1__43_carry__0_i_4_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.015    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  cal1/pitch_s1__43_carry__1/O[2]
                         net (fo=7, routed)           0.620     8.874    cal1/pitch_s1__43_carry__1_n_5
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.302     9.176 r  cal1/pitch_s1__79_carry_i_1/O
                         net (fo=1, routed)           0.000     9.176    cal1/pitch_s1__79_carry_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.577 r  cal1/pitch_s1__79_carry/CO[3]
                         net (fo=1, routed)           0.000     9.577    cal1/pitch_s1__79_carry_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.911 r  cal1/pitch_s1__79_carry__0/O[1]
                         net (fo=3, routed)           0.465    10.376    cal1/pitch_s1__79_carry__0_n_6
    SLICE_X49Y106        LUT4 (Prop_lut4_I0_O)        0.303    10.679 r  cal1/pitch_s1__105_carry__0_i_2/O
                         net (fo=1, routed)           0.339    11.018    cal1/pitch_s1__105_carry__0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.422 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.579 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=8, routed)           0.375    11.954    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.332    12.286 r  cal1/pitch_s[1]_i_1/O
                         net (fo=1, routed)           0.000    12.286    cal1/pitch_s[1]_i_1_n_0
    SLICE_X50Y108        FDRE                                         r  cal1/pitch_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.497     8.234    cal1/CLK
    SLICE_X50Y108        FDRE                                         r  cal1/pitch_s_reg[1]/C
                         clock pessimism              0.006     8.240    
                         clock uncertainty           -0.114     8.125    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.077     8.202    cal1/pitch_s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                 -4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.934%)  route 0.166ns (40.066%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X51Y89         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  ADXL_Control/ACCEL_Y_reg[4]/Q
                         net (fo=2, routed)           0.166     0.870    cal1/ACCEL_Y[4]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.915 r  cal1/roll_add[4]_i_2/O
                         net (fo=1, routed)           0.000     0.915    cal1/roll_add[4]_i_2_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.978 r  cal1/roll_add_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.978    cal1/roll_add0[4]
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.934%)  route 0.166ns (40.066%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.562     0.564    ADXL_Control/clk_out1
    SLICE_X51Y90         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  ADXL_Control/ACCEL_Y_reg[8]/Q
                         net (fo=2, routed)           0.166     0.871    cal1/ACCEL_Y[8]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  cal1/roll_add[8]_i_2/O
                         net (fo=1, routed)           0.000     0.916    cal1/roll_add[8]_i_2_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.979 r  cal1/roll_add_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    cal1/roll_add0[8]
    SLICE_X52Y89         FDRE                                         r  cal1/roll_add_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y89         FDRE                                         r  cal1/roll_add_reg[8]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.288ns (67.875%)  route 0.136ns (32.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X51Y88         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ADXL_Control/ACCEL_Y_reg[0]/Q
                         net (fo=2, routed)           0.136     0.840    cal1/ACCEL_Y[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.987 r  cal1/roll_add_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.987    cal1/roll_add0[1]
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[1]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cal1/pitch_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_f_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.635%)  route 0.266ns (65.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    cal1/CLK
    SLICE_X49Y107        FDRE                                         r  cal1/pitch_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cal1/pitch_s_reg[0]/Q
                         net (fo=2, routed)           0.266     0.970    cal1/pitch_s[0]
    SLICE_X49Y98         FDRE                                         r  cal1/pitch_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836     0.838    cal1/CLK
    SLICE_X49Y98         FDRE                                         r  cal1/pitch_f_reg[0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.070     0.908    cal1/pitch_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.308ns (69.321%)  route 0.136ns (30.679%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X51Y88         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ADXL_Control/ACCEL_Y_reg[0]/Q
                         net (fo=2, routed)           0.136     0.840    cal1/ACCEL_Y[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.007 r  cal1/roll_add_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.007    cal1/roll_add0[3]
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.316ns (69.864%)  route 0.136ns (30.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X51Y88         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ADXL_Control/ACCEL_Y_reg[0]/Q
                         net (fo=2, routed)           0.136     0.840    cal1/ACCEL_Y[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.015 r  cal1/roll_add_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.015    cal1/roll_add0[2]
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.268ns (58.798%)  route 0.188ns (41.202%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.562     0.564    ADXL_Control/clk_out1
    SLICE_X51Y90         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ADXL_Control/ACCEL_Y_reg[11]/Q
                         net (fo=2, routed)           0.188     0.892    cal1/ACCEL_Y[11]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.019 r  cal1/roll_add_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.019    cal1/roll_add0[12]
    SLICE_X52Y90         FDRE                                         r  cal1/roll_add_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.831     0.833    cal1/CLK
    SLICE_X52Y90         FDRE                                         r  cal1/roll_add_reg[12]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     0.933    cal1/roll_add_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.265ns (57.777%)  route 0.194ns (42.223%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X51Y89         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ADXL_Control/ACCEL_Y_reg[5]/Q
                         net (fo=2, routed)           0.194     0.897    cal1/ACCEL_Y[5]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.021 r  cal1/roll_add_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.021    cal1/roll_add0[6]
    SLICE_X52Y89         FDRE                                         r  cal1/roll_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.830     0.832    cal1/CLK
    SLICE_X52Y89         FDRE                                         r  cal1/roll_add_reg[6]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     0.932    cal1/roll_add_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.265ns (57.777%)  route 0.194ns (42.223%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.562     0.564    ADXL_Control/clk_out1
    SLICE_X51Y90         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ADXL_Control/ACCEL_Y_reg[9]/Q
                         net (fo=2, routed)           0.194     0.898    cal1/ACCEL_Y[9]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.022 r  cal1/roll_add_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.022    cal1/roll_add0[10]
    SLICE_X52Y90         FDRE                                         r  cal1/roll_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.831     0.833    cal1/CLK
    SLICE_X52Y90         FDRE                                         r  cal1/roll_add_reg[10]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     0.933    cal1/roll_add_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cal1/roll_add_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.593%)  route 0.224ns (47.407%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.560     0.562    cal1/CLK
    SLICE_X52Y88         FDRE                                         r  cal1/roll_add_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cal1/roll_add_reg[4]/Q
                         net (fo=15, routed)          0.224     0.926    cal1/roll_add[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  cal1/roll_s[6]_i_2/O
                         net (fo=1, routed)           0.000     0.971    cal1/roll_s[6]_i_2_n_0
    SLICE_X49Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.033 r  cal1/roll_s_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.033    cal1/roll_s_reg[6]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  cal1/roll_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.833     0.835    cal1/CLK
    SLICE_X49Y88         FDRE                                         r  cal1/roll_s_reg[6]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105     0.935    cal1/roll_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { dll1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    dll1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     RESET_INT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y96     cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y95     cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X14Y96     cnt_acc_reset_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y85     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y85     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y85     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y85     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y83     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dll1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    dll1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.487ns  (logic 55.896ns (46.392%)  route 64.592ns (53.609%))
  Logic Levels:           258  (CARRY4=218 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.331 r  D1/pente_reg[28]_i_4/O[1]
                         net (fo=1, routed)           0.853   120.184    D1/pente0[26]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.303   120.487 r  D1/pente[26]_i_1/O
                         net (fo=1, routed)           0.000   120.487    D1/pente[26]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  D1/pente_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.389ns  (logic 55.800ns (46.350%)  route 64.589ns (53.650%))
  Logic Levels:           258  (CARRY4=218 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.236 r  D1/pente_reg[28]_i_4/O[2]
                         net (fo=1, routed)           0.850   120.086    cal1/pente_reg[31][21]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.302   120.388 r  cal1/pente[27]_i_1/O
                         net (fo=1, routed)           0.000   120.388    D1/pente_reg[31]_2[21]
    SLICE_X33Y99         FDRE                                         r  D1/pente_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.305ns  (logic 55.764ns (46.352%)  route 64.541ns (53.648%))
  Logic Levels:           257  (CARRY4=217 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   119.196 r  D1/pente_reg[24]_i_4/O[3]
                         net (fo=1, routed)           0.803   119.999    cal1/pente_reg[31][19]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.306   120.305 r  cal1/pente[24]_i_1/O
                         net (fo=1, routed)           0.000   120.305    D1/pente_reg[31]_2[19]
    SLICE_X33Y99         FDRE                                         r  D1/pente_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.292ns  (logic 55.894ns (46.465%)  route 64.398ns (53.535%))
  Logic Levels:           259  (CARRY4=219 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.111 r  D1/pente_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001   119.112    D1/pente_reg[28]_i_4_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.334 r  D1/pente_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.659   119.993    cal1/pente_reg[31][23]
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.299   120.292 r  cal1/pente[29]_i_1/O
                         net (fo=1, routed)           0.000   120.292    D1/pente_reg[31]_2[23]
    SLICE_X33Y100        FDRE                                         r  D1/pente_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.252ns  (logic 56.010ns (46.577%)  route 64.242ns (53.423%))
  Logic Levels:           259  (CARRY4=219 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.111 r  D1/pente_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001   119.112    D1/pente_reg[28]_i_4_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.446 r  D1/pente_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.503   119.949    cal1/pente_reg[31][24]
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.303   120.252 r  cal1/pente[30]_i_1/O
                         net (fo=1, routed)           0.000   120.252    D1/pente_reg[31]_2[24]
    SLICE_X33Y100        FDRE                                         r  D1/pente_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.249ns  (logic 55.257ns (45.952%)  route 64.993ns (54.048%))
  Logic Levels:           254  (CARRY4=214 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   116.577 f  D1/pente_reg[8]_i_3/O[3]
                         net (fo=2, routed)           1.228   117.805    D1_n_429
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.307   118.112 r  pente[8]_i_11/O
                         net (fo=1, routed)           0.000   118.112    D1/pente_reg[8]_2[3]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.513 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.513    D1/pente_reg[8]_i_4_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   118.826 r  D1/pente_reg[12]_i_4/O[3]
                         net (fo=1, routed)           1.117   119.943    cal1/pente_reg[31][10]
    SLICE_X34Y98         LUT5 (Prop_lut5_I3_O)        0.306   120.249 r  cal1/pente[12]_i_1/O
                         net (fo=1, routed)           0.000   120.249    D1/pente_reg[31]_2[10]
    SLICE_X34Y98         FDRE                                         r  D1/pente_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.178ns  (logic 55.780ns (46.415%)  route 64.398ns (53.585%))
  Logic Levels:           258  (CARRY4=218 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.219 r  D1/pente_reg[28]_i_4/O[0]
                         net (fo=1, routed)           0.659   119.878    cal1/pente_reg[31][20]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.299   120.177 r  cal1/pente[25]_i_1/O
                         net (fo=1, routed)           0.000   120.177    D1/pente_reg[31]_2[20]
    SLICE_X33Y99         FDRE                                         r  D1/pente_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.149ns  (logic 55.914ns (46.537%)  route 64.235ns (53.463%))
  Logic Levels:           259  (CARRY4=219 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=2 LUT5=19 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.997 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.997    D1/pente_reg[24]_i_4_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.111 r  D1/pente_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.001   119.112    D1/pente_reg[28]_i_4_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.351 r  D1/pente_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.496   119.847    cal1/pente_reg[31][25]
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.302   120.149 r  cal1/pente[31]_i_1/O
                         net (fo=1, routed)           0.000   120.149    D1/pente_reg[31]_2[25]
    SLICE_X33Y100        FDRE                                         r  D1/pente_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.148ns  (logic 55.179ns (45.926%)  route 64.969ns (54.074%))
  Logic Levels:           254  (CARRY4=214 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   116.577 f  D1/pente_reg[8]_i_3/O[3]
                         net (fo=2, routed)           1.228   117.805    D1_n_429
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.307   118.112 r  pente[8]_i_11/O
                         net (fo=1, routed)           0.000   118.112    D1/pente_reg[8]_2[3]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.513 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.513    D1/pente_reg[8]_i_4_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   118.752 r  D1/pente_reg[12]_i_4/O[2]
                         net (fo=1, routed)           1.094   119.846    cal1/pente_reg[31][9]
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.302   120.148 r  cal1/pente[11]_i_1/O
                         net (fo=1, routed)           0.000   120.148    D1/pente_reg[31]_2[9]
    SLICE_X33Y98         FDRE                                         r  D1/pente_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.123ns  (logic 55.782ns (46.438%)  route 64.341ns (53.562%))
  Logic Levels:           257  (CARRY4=217 FDRE=1 LUT1=2 LUT2=3 LUT3=12 LUT4=1 LUT5=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  D1/rollint_reg[2]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[2]/Q
                         net (fo=45, routed)          1.555     2.011    D1/rollint_reg_rep[2]
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.146     2.157 f  D1/pente[31]_i_64/O
                         net (fo=3, routed)           1.063     3.220    D1/pente[31]_i_64_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.328     3.548 r  D1/pente[31]_i_66/O
                         net (fo=6, routed)           0.911     4.459    D1/pente[30]_i_83_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.133 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.133    D1/pente_reg[31]_i_32_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  D1/pente_reg[31]_i_17/O[0]
                         net (fo=2, routed)           0.955     6.310    D1/pente_reg[31]_i_17_n_7
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.299     6.609 r  D1/pente[31]_i_70/O
                         net (fo=2, routed)           1.094     7.703    D1/pente[31]_i_70_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.827 r  D1/pente[31]_i_74/O
                         net (fo=1, routed)           0.000     7.827    D1/pente[31]_i_74_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  D1/pente_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.377    D1/pente_reg[31]_i_44_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.616 f  D1/pente_reg[31]_i_27/O[2]
                         net (fo=3, routed)           0.987     9.603    D1/pente_reg[31]_i_27_n_5
    SLICE_X46Y87         LUT1 (Prop_lut1_I0_O)        0.302     9.905 r  D1/pente[30]_i_68/O
                         net (fo=1, routed)           0.000     9.905    D1/pente[30]_i_68_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.418 r  D1/pente_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.418    D1/pente_reg[30]_i_59_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  D1/pente_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.535    D1/pente_reg[30]_i_54_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.652    D1/pente_reg[30]_i_48_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           0.951    11.842    D1/pente_reg[30]_i_32_n_5
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.301    12.143 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.143    D1/pente[30]_i_24_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.675 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.675    D1/pente_reg[30]_i_8_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.789    D1/pente_reg[30]_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.017 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.165    14.182    D1/rollint_reg[6]_0[24]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.313    14.495 r  D1/pente[29]_i_12/O
                         net (fo=1, routed)           0.000    14.495    D1/pente[29]_i_12_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.045 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.045    D1/pente_reg[29]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.159 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.159    D1/pente_reg[29]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.430 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          0.929    16.358    D1/rollint_reg[6]_0[23]
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.373    16.731 r  D1/pente[28]_i_28/O
                         net (fo=1, routed)           0.000    16.731    D1/pente[28]_i_28_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.281 r  D1/pente_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.281    D1/pente_reg[28]_i_20_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.395 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.395    D1/pente_reg[28]_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.509 r  D1/pente_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.509    D1/pente_reg[28]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.666 r  D1/pente_reg[28]_i_2/CO[1]
                         net (fo=20, routed)          1.051    18.717    D1/rollint_reg[6]_0[22]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.329    19.046 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    19.046    D1/pente[27]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.596 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.596    D1/pente_reg[27]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    19.711    D1/pente_reg[27]_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.825    D1/pente_reg[27]_i_3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.053 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.542    21.595    D1/rollint_reg[6]_0[21]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.313    21.908 r  D1/pente[26]_i_4/O
                         net (fo=1, routed)           0.000    21.908    D1/pente[26]_i_4_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.288 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.729    24.018    D1/pente20_in[26]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124    24.142 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    24.142    D1/pente[25]_i_22_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.692 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.692    D1/pente_reg[25]_i_14_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.806    D1/pente_reg[25]_i_9_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.920 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.920    D1/pente_reg[25]_i_4_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.034    D1/pente_reg[25]_i_3_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.305 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.368    26.673    D1/rollint_reg[6]_0[20]
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.373    27.046 r  D1/pente[24]_i_33/O
                         net (fo=1, routed)           0.000    27.046    D1/pente[24]_i_33_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.596 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.596    D1/pente_reg[24]_i_25_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.710 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.710    D1/pente_reg[24]_i_20_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.824 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.824    D1/pente_reg[24]_i_15_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.938 r  D1/pente_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.938    D1/pente_reg[24]_i_5_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.095 r  D1/pente_reg[24]_i_2/CO[1]
                         net (fo=28, routed)          1.792    29.886    D1/rollint_reg[6]_0[19]
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  D1/pente[23]_i_22/O
                         net (fo=1, routed)           0.000    30.215    D1/pente[23]_i_22_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.616 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.616    D1/pente_reg[23]_i_16_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.730 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.730    D1/pente_reg[23]_i_11_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.844    D1/pente_reg[23]_i_6_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.958    D1/pente_reg[23]_i_3_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.186 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.132    32.319    D1/rollint_reg[6]_0[18]
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.313    32.632 r  D1/pente[22]_i_25/O
                         net (fo=1, routed)           0.000    32.632    D1/pente[22]_i_25_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  D1/pente_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.182    D1/pente_reg[22]_i_17_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.296    D1/pente_reg[22]_i_12_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.410    D1/pente_reg[22]_i_7_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.524    D1/pente_reg[22]_i_3_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.638 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.470    36.107    D1/pente20_in[22]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.124    36.231 r  D1/pente[21]_i_17/O
                         net (fo=1, routed)           0.000    36.231    D1/pente[21]_i_17_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.781 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.781    D1/pente_reg[21]_i_9_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.895 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.895    D1/pente_reg[21]_i_4_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.009 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.009    D1/pente_reg[21]_i_3_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.280 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.313    38.594    D1/rollint_reg[6]_0[17]
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.373    38.967 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    38.967    D1/pente[20]_i_38_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.500 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    39.501    D1/pente_reg[20]_i_30_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.618 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.618    D1/pente_reg[20]_i_25_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.735 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.735    D1/pente_reg[20]_i_20_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.852 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.852    D1/pente_reg[20]_i_15_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.969 r  D1/pente_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.969    D1/pente_reg[20]_i_5_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.126 r  D1/pente_reg[20]_i_2/CO[1]
                         net (fo=36, routed)          1.549    41.674    D1/rollint_reg[6]_0[16]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.332    42.006 r  D1/pente[19]_i_29/O
                         net (fo=1, routed)           0.000    42.006    D1/pente[19]_i_29_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.556 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.001    42.557    D1/pente_reg[19]_i_21_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.671    D1/pente_reg[19]_i_16_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.785    D1/pente_reg[19]_i_11_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.899    D1/pente_reg[19]_i_6_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.013    D1/pente_reg[19]_i_3_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.241 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.261    44.502    D1/rollint_reg[6]_0[15]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.313    44.815 r  D1/pente[18]_i_26/O
                         net (fo=1, routed)           0.000    44.815    D1/pente[18]_i_26_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.347 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.347    D1/pente_reg[18]_i_17_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.461 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.461    D1/pente_reg[18]_i_12_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.575 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.575    D1/pente_reg[18]_i_7_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.689 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.689    D1/pente_reg[18]_i_3_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          1.979    47.782    D1/pente20_in[18]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.124    47.906 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    47.906    D1/pente[17]_i_32_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.456 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.456    D1/pente_reg[17]_i_24_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.570 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.570    D1/pente_reg[17]_i_19_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.684 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.684    D1/pente_reg[17]_i_14_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.798 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.798    D1/pente_reg[17]_i_9_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.912 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.001    48.913    D1/pente_reg[17]_i_4_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.027 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.027    D1/pente_reg[17]_i_3_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.298 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          2.043    51.340    D1/rollint_reg[6]_0[14]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.373    51.713 r  D1/pente[16]_i_43/O
                         net (fo=1, routed)           0.000    51.713    D1/pente[16]_i_43_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.246 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.246    D1/pente_reg[16]_i_35_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.363 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.363    D1/pente_reg[16]_i_30_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.480 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.480    D1/pente_reg[16]_i_25_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.597 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.597    D1/pente_reg[16]_i_20_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.714 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.714    D1/pente_reg[16]_i_15_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.831 r  D1/pente_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.001    52.832    D1/pente_reg[16]_i_5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.989 r  D1/pente_reg[16]_i_2/CO[1]
                         net (fo=44, routed)          2.174    55.163    D1/rollint_reg[6]_0[13]
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.332    55.495 r  D1/pente[15]_i_32/O
                         net (fo=1, routed)           0.000    55.495    D1/pente[15]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.896 r  D1/pente_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.896    D1/pente_reg[15]_i_26_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.010 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.010    D1/pente_reg[15]_i_21_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.124 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.124    D1/pente_reg[15]_i_16_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.238 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.238    D1/pente_reg[15]_i_11_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.352 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.352    D1/pente_reg[15]_i_6_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.466 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.466    D1/pente_reg[15]_i_3_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.694 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          1.827    58.521    D1/rollint_reg[6]_0[12]
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.313    58.834 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    58.834    D1/pente[14]_i_35_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.384 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.384    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.498 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.498    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.612 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.612    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.726 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.726    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.840 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.840    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.954 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.954    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.068 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          2.390    62.458    D1/pente20_in[14]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    62.582 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.582    D1/pente[13]_i_37_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.115 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.115    D1/pente_reg[13]_i_29_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.232 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.232    D1/pente_reg[13]_i_24_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.349 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.349    D1/pente_reg[13]_i_19_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.466 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.466    D1/pente_reg[13]_i_14_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.583 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.583    D1/pente_reg[13]_i_9_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.700 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.700    D1/pente_reg[13]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.817 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.817    D1/pente_reg[13]_i_3_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.071 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          1.736    65.808    D1/rollint_reg[6]_0[11]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.367    66.175 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    66.175    D1/pente[12]_i_48_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.725 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.725    D1/pente_reg[12]_i_40_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.839 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.839    D1/pente_reg[12]_i_35_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.953 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.953    D1/pente_reg[12]_i_30_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.067 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.067    D1/pente_reg[12]_i_25_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.181 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.181    D1/pente_reg[12]_i_20_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.295 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.295    D1/pente_reg[12]_i_15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  D1/pente_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.409    D1/pente_reg[12]_i_5_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.566 r  D1/pente_reg[12]_i_2/CO[1]
                         net (fo=52, routed)          1.621    69.187    D1/rollint_reg[6]_0[10]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.329    69.516 r  D1/pente[11]_i_34/O
                         net (fo=1, routed)           0.000    69.516    D1/pente[11]_i_34_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.049 r  D1/pente_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.049    D1/pente_reg[11]_i_26_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.166 r  D1/pente_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.166    D1/pente_reg[11]_i_21_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.283 r  D1/pente_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.283    D1/pente_reg[11]_i_16_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.400 r  D1/pente_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.400    D1/pente_reg[11]_i_11_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.517 r  D1/pente_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.517    D1/pente_reg[11]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.634 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.634    D1/pente_reg[11]_i_3_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.863 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          1.845    72.708    D1/rollint_reg[6]_0[9]
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.310    73.018 r  D1/pente[10]_i_30/O
                         net (fo=1, routed)           0.000    73.018    D1/pente[10]_i_30_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.568 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    73.568    D1/pente_reg[10]_i_22_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.682 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.682    D1/pente_reg[10]_i_17_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.796 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.796    D1/pente_reg[10]_i_12_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.910 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.910    D1/pente_reg[10]_i_7_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.024 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.024    D1/pente_reg[10]_i_3_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.138 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.656    76.793    D1/pente20_in[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.124    76.917 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    76.917    D1/pente[9]_i_42_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.467 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.467    D1/pente_reg[9]_i_34_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.581 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.581    D1/pente_reg[9]_i_29_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.695 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.695    D1/pente_reg[9]_i_24_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.809 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.809    D1/pente_reg[9]_i_19_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.923 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.923    D1/pente_reg[9]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.037 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.037    D1/pente_reg[9]_i_9_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.151 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.151    D1/pente_reg[9]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.265 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.265    D1/pente_reg[9]_i_3_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.536 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.177    80.714    D1/rollint_reg[6]_0[8]
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.373    81.087 r  D1/pente[8]_i_53/O
                         net (fo=1, routed)           0.000    81.087    D1/pente[8]_i_53_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.620 r  D1/pente_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    81.620    D1/pente_reg[8]_i_45_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.737 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.737    D1/pente_reg[8]_i_40_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.854 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    81.854    D1/pente_reg[8]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.971 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.971    D1/pente_reg[8]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.088 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.088    D1/pente_reg[8]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.205 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.205    D1/pente_reg[8]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.322 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.322    D1/pente_reg[8]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.439 r  D1/pente_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.439    D1/pente_reg[8]_i_5_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.693 r  D1/pente_reg[8]_i_2/CO[0]
                         net (fo=58, routed)          2.133    84.826    D1/rollint_reg[6]_0[7]
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.367    85.193 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    85.193    D1/pente[7]_i_43_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.743 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.743    D1/pente_reg[7]_i_35_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.857 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.857    D1/pente_reg[7]_i_30_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.971 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.971    D1/pente_reg[7]_i_25_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.085 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.085    D1/pente_reg[7]_i_20_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.199 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.199    D1/pente_reg[7]_i_15_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.313 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.313    D1/pente_reg[7]_i_10_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.427 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.427    D1/pente_reg[7]_i_5_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.541 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.541    D1/pente_reg[7]_i_3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.812 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.439    89.250    D1/rollint_reg[6]_0[6]
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.373    89.623 r  D1/pente[6]_i_41/O
                         net (fo=1, routed)           0.000    89.623    D1/pente[6]_i_41_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.024 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.024    D1/pente_reg[6]_i_35_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.138 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.138    D1/pente_reg[6]_i_30_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.252 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.252    D1/pente_reg[6]_i_25_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.366 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.366    D1/pente_reg[6]_i_20_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.480 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.480    D1/pente_reg[6]_i_15_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.594 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.594    D1/pente_reg[6]_i_10_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.708 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.708    D1/pente_reg[6]_i_5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.822 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.822    D1/pente_reg[6]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.093 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          1.478    92.571    D1/rollint_reg[6]_0[5]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.373    92.944 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    92.944    D1/pente[5]_i_43_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.477 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.477    D1/pente_reg[5]_i_35_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.594 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.594    D1/pente_reg[5]_i_30_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.711 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.711    D1/pente_reg[5]_i_25_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.828 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.828    D1/pente_reg[5]_i_20_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.945 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.945    D1/pente_reg[5]_i_15_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.062 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.062    D1/pente_reg[5]_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.179 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.179    D1/pente_reg[5]_i_5_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.296 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.296    D1/pente_reg[5]_i_3_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.550 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          1.688    96.238    D1/rollint_reg[6]_0[4]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.367    96.605 r  D1/pente[4]_i_55/O
                         net (fo=1, routed)           0.000    96.605    D1/pente[4]_i_55_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.155 r  D1/pente_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.155    D1/pente_reg[4]_i_47_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.269 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.269    D1/pente_reg[4]_i_42_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.383 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.383    D1/pente_reg[4]_i_37_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.497 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.497    D1/pente_reg[4]_i_32_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.611 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.611    D1/pente_reg[4]_i_27_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.725 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.725    D1/pente_reg[4]_i_22_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.839 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.839    D1/pente_reg[4]_i_17_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.953 r  D1/pente_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.953    D1/pente_reg[4]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.224 r  D1/pente_reg[4]_i_2/CO[0]
                         net (fo=58, routed)          1.731    99.955    D1/rollint_reg[6]_0[3]
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.373   100.328 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   100.328    D1/pente[3]_i_43_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.878 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.878    D1/pente_reg[3]_i_35_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.992 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.992    D1/pente_reg[3]_i_30_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.106 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.106    D1/pente_reg[3]_i_25_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.220 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.220    D1/pente_reg[3]_i_20_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.334 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   101.334    D1/pente_reg[3]_i_15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.448 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.448    D1/pente_reg[3]_i_10_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.562 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   101.562    D1/pente_reg[3]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.676 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   101.676    D1/pente_reg[3]_i_3_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.947 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.662   103.609    D1/rollint_reg[6]_0[2]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.373   103.982 r  D1/pente[2]_i_43/O
                         net (fo=1, routed)           0.000   103.982    D1/pente[2]_i_43_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.532 r  D1/pente_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.532    D1/pente_reg[2]_i_35_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.646 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   104.646    D1/pente_reg[2]_i_30_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.760 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.760    D1/pente_reg[2]_i_25_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.874 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   104.874    D1/pente_reg[2]_i_20_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.988 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   104.988    D1/pente_reg[2]_i_15_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.102 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.102    D1/pente_reg[2]_i_10_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.216 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.216    D1/pente_reg[2]_i_5_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.330 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.330    D1/pente_reg[2]_i_3_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.601 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.002   107.603    D1/rollint_reg[6]_0[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.373   107.976 r  D1/pente[1]_i_43/O
                         net (fo=1, routed)           0.000   107.976    D1/pente[1]_i_43_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.509 r  D1/pente_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   108.509    D1/pente_reg[1]_i_35_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.626 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.626    D1/pente_reg[1]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.743 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.743    D1/pente_reg[1]_i_25_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.860 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   108.860    D1/pente_reg[1]_i_20_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.977 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   108.977    D1/pente_reg[1]_i_15_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.094 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.094    D1/pente_reg[1]_i_10_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.211 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.211    D1/pente_reg[1]_i_5_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.328 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.328    D1/pente_reg[1]_i_3_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   109.582 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          2.289   111.870    D1/rollint_reg[6]_0[0]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.367   112.237 r  D1/pente[0]_i_41/O
                         net (fo=1, routed)           0.000   112.237    D1/pente[0]_i_41_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.787 r  D1/pente_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   112.787    D1/pente_reg[0]_i_33_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.901 r  D1/pente_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   112.901    D1/pente_reg[0]_i_28_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.015 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   113.015    D1/pente_reg[0]_i_23_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.129 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   113.129    D1/pente_reg[0]_i_18_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.243 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   113.243    D1/pente_reg[0]_i_13_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.357 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.357    D1/pente_reg[0]_i_8_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.471 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.471    D1/pente_reg[0]_i_3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.585 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.274   114.860    D1/pente20_in[0]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124   114.984 r  D1/pente[4]_i_7/O
                         net (fo=1, routed)           0.684   115.667    D1/pente[4]_i_7_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   116.262 r  D1/pente_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.262    D1/pente_reg[4]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.379 r  D1/pente_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.379    D1/pente_reg[8]_i_3_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.496 r  D1/pente_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.496    D1/pente_reg[12]_i_3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.613 r  D1/pente_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.613    D1/pente_reg[16]_i_3_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   116.936 f  D1/pente_reg[20]_i_3/O[1]
                         net (fo=2, routed)           1.091   118.027    D1/pente_reg[20]_i_3_n_6
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.306   118.333 r  D1/pente[20]_i_13/O
                         net (fo=1, routed)           0.000   118.333    D1/pente[20]_i_13_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.883 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   118.883    D1/pente_reg[20]_i_4_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.217 r  D1/pente_reg[24]_i_4/O[1]
                         net (fo=1, routed)           0.602   119.819    D1/pente0[22]
    SLICE_X34Y98         LUT5 (Prop_lut5_I3_O)        0.303   120.122 r  D1/pente[22]_i_1/O
                         net (fo=1, routed)           0.000   120.122    D1/pente[22]_i_1_n_0
    SLICE_X34Y98         FDRE                                         r  D1/pente_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.932%)  route 0.084ns (31.068%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[3]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/composantBip/cnt_reg[3]/Q
                         net (fo=7, routed)           0.084     0.225    Audio/composantBip/cnt_reg[3]
    SLICE_X29Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  Audio/composantBip/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.270    Audio/composantBip/plusOp__0[5]
    SLICE_X29Y89         FDRE                                         r  Audio/composantBip/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/PWM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[7]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Audio/composantBip/cnt_reg[7]/Q
                         net (fo=2, routed)           0.109     0.250    Audio/composantBip/cnt_reg[7]
    SLICE_X28Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.295 r  Audio/composantBip/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    Audio/composantBip/ltOp
    SLICE_X28Y90         FDRE                                         r  Audio/composantBip/PWM_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[6]/C
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/composantBip/cnt_reg[6]/Q
                         net (fo=4, routed)           0.128     0.269    Audio/composantBip/cnt_reg[6]
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  Audio/composantBip/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    Audio/composantBip/plusOp__0[6]
    SLICE_X29Y89         FDRE                                         r  Audio/composantBip/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.248%)  route 0.185ns (56.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE                         0.000     0.000 r  D1/offset_reg[3]/C
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1/offset_reg[3]/Q
                         net (fo=1, routed)           0.185     0.326    D1/offset[3]
    SLICE_X31Y98         FDRE                                         r  D1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/clkCnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/clkCnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE                         0.000     0.000 r  Audio/clkCnt_reg[0]/C
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Audio/clkCnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    Audio/clkCnt[0]
    SLICE_X55Y89         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  Audio/clkCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    Audio/p_1_in[0]
    SLICE_X55Y89         FDRE                                         r  Audio/clkCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantAudio/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantAudio/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE                         0.000     0.000 r  Audio/composantAudio/cnt_reg[5]/C
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/composantAudio/cnt_reg[5]/Q
                         net (fo=5, routed)           0.173     0.314    Audio/composantAudio/cnt_reg[5]
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  Audio/composantAudio/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    Audio/composantAudio/plusOp[5]
    SLICE_X32Y85         FDRE                                         r  Audio/composantAudio/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/resulM_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.251ns (69.659%)  route 0.109ns (30.341%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE                         0.000     0.000 r  D1/resulM_reg[31]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1/resulM_reg[31]/Q
                         net (fo=1, routed)           0.109     0.250    D1/resulM[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  D1/b[31]_i_3/O
                         net (fo=1, routed)           0.000     0.295    D1/b[31]_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.360 r  D1/b_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.360    D1/b_reg[31]_i_1_n_6
    SLICE_X31Y101        FDRE                                         r  D1/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.067%)  route 0.193ns (50.933%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[3]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/composantBip/cnt_reg[3]/Q
                         net (fo=7, routed)           0.193     0.334    Audio/composantBip/cnt_reg[3]
    SLICE_X28Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.379 r  Audio/composantBip/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    Audio/composantBip/plusOp__0[3]
    SLICE_X28Y89         FDRE                                         r  Audio/composantBip/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.190ns (49.599%)  route 0.193ns (50.401%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[3]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/composantBip/cnt_reg[3]/Q
                         net (fo=7, routed)           0.193     0.334    Audio/composantBip/cnt_reg[3]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.049     0.383 r  Audio/composantBip/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    Audio/composantBip/plusOp__0[4]
    SLICE_X28Y89         FDRE                                         r  Audio/composantBip/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/offset_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.726%)  route 0.243ns (63.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE                         0.000     0.000 r  D1/offset_reg[2]/C
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1/offset_reg[2]/Q
                         net (fo=1, routed)           0.243     0.384    D1/offset[2]
    SLICE_X31Y98         FDRE                                         r  D1/b_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cal1/roll_f_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            AUD_SD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 5.070ns (46.112%)  route 5.925ns (53.888%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630     1.632    cal1/CLK
    SLICE_X47Y90         FDRE                                         r  cal1/roll_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  cal1/roll_f_reg[5]/Q
                         net (fo=3, routed)           1.318     3.406    cal1/Q[5]
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.530 r  cal1/EnableAudio1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.530    cal1/EnableAudio1_carry_i_4_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.928 r  cal1/EnableAudio1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.928    cal1/EnableAudio1_carry_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.156 r  cal1/EnableAudio1_carry__0/CO[2]
                         net (fo=1, routed)           1.133     5.289    cal1/EnableAudio1_carry__0_n_1
    SLICE_X39Y98         LUT3 (Prop_lut3_I1_O)        0.313     5.602 r  cal1/AUD_SD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.474     9.076    AUD_SD_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.551    12.627 r  AUD_SD_OBUF_inst/O
                         net (fo=0)                   0.000    12.627    AUD_SD
    D12                                                               r  AUD_SD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.371ns  (logic 4.189ns (40.393%)  route 6.182ns (59.607%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.710     3.861    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.124     3.985 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.472     8.457    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.004 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.004    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.193ns (41.185%)  route 5.988ns (58.815%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.710     3.861    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.124     3.985 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.278     8.263    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    11.815 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.815    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.424ns (43.612%)  route 5.719ns (56.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.710     3.861    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.152     4.013 r  VGA1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.010     8.022    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.754    11.776 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.776    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.409ns (43.488%)  route 5.730ns (56.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.537     3.688    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.153     3.841 r  VGA1/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.192     8.034    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.738    11.772 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.772    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.165ns (42.252%)  route 5.693ns (57.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.710     3.861    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.124     3.985 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.983     7.968    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    11.491 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.491    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.187ns (42.523%)  route 5.659ns (57.477%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.658     3.809    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.124     3.933 r  VGA1/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.001     7.934    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.478 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.478    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.422ns (46.058%)  route 5.179ns (53.942%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.658     3.809    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.150     3.959 r  VGA1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.521     7.480    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.754    11.235 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.235    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 4.196ns (44.092%)  route 5.320ns (55.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.631     1.633    VGA1/clk_out1
    SLICE_X12Y108        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.518     2.151 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.537     3.688    VGA1/video_on_h
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.124     3.812 r  VGA1/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.783     7.595    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    11.149 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.149    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.118ns (43.342%)  route 5.384ns (56.658%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.644     1.646    clk_out1
    SLICE_X13Y95         FDSE                                         r  RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.456     2.102 r  RESET_INT_reg/Q
                         net (fo=48, routed)          1.650     3.752    ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.876 r  ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.734     7.610    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.148 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.148    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.567     0.569    VGA1/clk_out1
    SLICE_X15Y114        FDRE                                         r  VGA1/Pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VGA1/Pixel_row_reg[11]/Q
                         net (fo=1, routed)           0.091     0.801    D1/y_reg[11]_0[11]
    SLICE_X14Y114        FDRE                                         r  D1/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.571     0.573    VGA1/clk_out1
    SLICE_X11Y105        FDRE                                         r  VGA1/Pixel_column_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  VGA1/Pixel_column_reg[11]/Q
                         net (fo=1, routed)           0.116     0.830    D1/x_reg[11]_0[11]
    SLICE_X11Y103        FDRE                                         r  D1/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565     0.567    VGA1/clk_out1
    SLICE_X14Y117        FDRE                                         r  VGA1/Pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA1/Pixel_row_reg[10]/Q
                         net (fo=1, routed)           0.101     0.832    D1/y_reg[11]_0[10]
    SLICE_X13Y117        FDRE                                         r  D1/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565     0.567    VGA1/clk_out1
    SLICE_X14Y117        FDRE                                         r  VGA1/Pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA1/Pixel_row_reg[8]/Q
                         net (fo=1, routed)           0.101     0.832    D1/y_reg[11]_0[8]
    SLICE_X13Y117        FDRE                                         r  D1/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.571     0.573    VGA1/clk_out1
    SLICE_X10Y104        FDRE                                         r  VGA1/Pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  VGA1/Pixel_column_reg[0]/Q
                         net (fo=1, routed)           0.110     0.847    D1/x_reg[11]_0[0]
    SLICE_X10Y103        FDRE                                         r  D1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.571     0.573    VGA1/clk_out1
    SLICE_X10Y104        FDRE                                         r  VGA1/Pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  VGA1/Pixel_column_reg[9]/Q
                         net (fo=1, routed)           0.110     0.847    D1/x_reg[11]_0[9]
    SLICE_X10Y103        FDRE                                         r  D1/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cal1/roll_f_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/rollint_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.451%)  route 0.160ns (55.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564     0.566    cal1/CLK
    SLICE_X41Y89         FDRE                                         r  cal1/roll_f_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  cal1/roll_f_reg[4]/Q
                         net (fo=3, routed)           0.160     0.854    D1/rollint_reg[6]_5[4]
    SLICE_X42Y90         FDRE                                         r  D1/rollint_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.571     0.573    VGA1/clk_out1
    SLICE_X13Y105        FDRE                                         r  VGA1/Pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  VGA1/Pixel_column_reg[2]/Q
                         net (fo=1, routed)           0.153     0.867    D1/x_reg[11]_0[2]
    SLICE_X14Y105        FDRE                                         r  D1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.567     0.569    VGA1/clk_out1
    SLICE_X15Y113        FDRE                                         r  VGA1/Pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VGA1/Pixel_row_reg[1]/Q
                         net (fo=1, routed)           0.170     0.880    D1/y_reg[11]_0[1]
    SLICE_X14Y113        FDRE                                         r  D1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.567     0.569    VGA1/clk_out1
    SLICE_X15Y114        FDRE                                         r  VGA1/Pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VGA1/Pixel_row_reg[2]/Q
                         net (fo=1, routed)           0.170     0.880    D1/y_reg[11]_0[2]
    SLICE_X14Y114        FDRE                                         r  D1/y_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dll1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dll1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.809    21.809    dll1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    17.888 f  dll1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    19.906    dll1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  dll1/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    21.809    dll1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dll1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dll1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dll1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.624     0.624    dll1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    dll1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dll1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.631ns (29.431%)  route 3.911ns (70.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.739     5.542    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.631ns (29.431%)  route 3.911ns (70.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.739     5.542    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.631ns (29.431%)  route 3.911ns (70.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.739     5.542    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 1.631ns (29.431%)  route 3.911ns (70.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.739     5.542    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDSE                                         r  RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDSE                                         r  RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.631ns (30.701%)  route 3.682ns (69.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.679    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.509     5.313    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         1.521     1.524    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.247ns (16.098%)  route 1.290ns (83.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.290     1.537    ADXL_Control/SPI_Interface/D[0]
    SLICE_X42Y86         FDRE                                         r  ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.831     0.833    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X42Y86         FDRE                                         r  ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.320ns (17.273%)  route 1.531ns (82.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.180     1.850    cnt_acc_reset[9]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X14Y96         FDRE                                         r  cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDSE                                         r  RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDSE                                         r  RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.320ns (17.171%)  route 1.542ns (82.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.191     1.861    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y95         FDRE                                         r  cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.320ns (16.598%)  route 1.606ns (83.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.256     1.925    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.320ns (16.598%)  route 1.606ns (83.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.625    RESET_IBUF
    SLICE_X12Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.256     1.925    cnt_acc_reset[9]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=351, routed)         0.844     0.846    clk_out1
    SLICE_X13Y96         FDRE                                         r  cnt_acc_reset_reg[7]/C





