// Seed: 2977747767
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_3();
endmodule
module module_3 ();
endmodule
module module_4 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1.id_1 = id_2;
  always $display;
  module_3();
  logic [7:0][1] id_3 = 1;
endmodule
