
SLRC2025-Pulztrones.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df9c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030ac  0800e170  0800e170  0000f170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801121c  0801121c  00013280  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801121c  0801121c  0001221c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011224  08011224  00013280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011224  08011224  00012224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011228  08011228  00012228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  0801122c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cac  20000280  080114ac  00013280  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f2c  080114ac  00013f2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bebe  00000000  00000000  000132b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050b9  00000000  00000000  0002f16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b60  00000000  00000000  00034228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014eb  00000000  00000000  00035d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029818  00000000  00000000  00037273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027df5  00000000  00000000  00060a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e959c  00000000  00000000  00088880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171e1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080ac  00000000  00000000  00171e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  00179f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000280 	.word	0x20000280
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e154 	.word	0x0800e154

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000284 	.word	0x20000284
 800020c:	0800e154 	.word	0x0800e154

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <Arm_Init>:
/**
  * @brief  Initialize the robot arm controller
  * @retval int: 0 if successful, -1 if error
  */
int Arm_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (initialized)
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <Arm_Init+0xd4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <Arm_Init+0x10>
        return 0;
 8001000:	2300      	movs	r3, #0
 8001002:	e05e      	b.n	80010c2 <Arm_Init+0xce>

    // Register the four servos for the arm if they don't exist already
    if (servoIds[0] == -1) {
 8001004:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <Arm_Init+0xd8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800100c:	d10c      	bne.n	8001028 <Arm_Init+0x34>
        servoIds[0] = Servo_Register(12, "Base", 0.0f, 180.0f, ARM_HOME_BASE_ANGLE);
 800100e:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 80010d0 <Arm_Init+0xdc>
 8001012:	eddf 0a30 	vldr	s1, [pc, #192]	@ 80010d4 <Arm_Init+0xe0>
 8001016:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 80010d8 <Arm_Init+0xe4>
 800101a:	4930      	ldr	r1, [pc, #192]	@ (80010dc <Arm_Init+0xe8>)
 800101c:	200c      	movs	r0, #12
 800101e:	f002 fcc3 	bl	80039a8 <Servo_Register>
 8001022:	4603      	mov	r3, r0
 8001024:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <Arm_Init+0xd8>)
 8001026:	6013      	str	r3, [r2, #0]
    }

    if (servoIds[1] == -1) {
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <Arm_Init+0xd8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001030:	d10c      	bne.n	800104c <Arm_Init+0x58>
        servoIds[1] = Servo_Register(13, "Link1", 0.0f, 180.0f, ARM_HOME_LINK1_ANGLE);
 8001032:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8001036:	eddf 0a27 	vldr	s1, [pc, #156]	@ 80010d4 <Arm_Init+0xe0>
 800103a:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80010d8 <Arm_Init+0xe4>
 800103e:	4928      	ldr	r1, [pc, #160]	@ (80010e0 <Arm_Init+0xec>)
 8001040:	200d      	movs	r0, #13
 8001042:	f002 fcb1 	bl	80039a8 <Servo_Register>
 8001046:	4603      	mov	r3, r0
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <Arm_Init+0xd8>)
 800104a:	6053      	str	r3, [r2, #4]
    }

    if (servoIds[2] == -1) {
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <Arm_Init+0xd8>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001054:	d10c      	bne.n	8001070 <Arm_Init+0x7c>
        servoIds[2] = Servo_Register(14, "Link2", 0.0f, 180.0f, ARM_HOME_LINK2_ANGLE);
 8001056:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 80010e4 <Arm_Init+0xf0>
 800105a:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80010d4 <Arm_Init+0xe0>
 800105e:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80010d8 <Arm_Init+0xe4>
 8001062:	4921      	ldr	r1, [pc, #132]	@ (80010e8 <Arm_Init+0xf4>)
 8001064:	200e      	movs	r0, #14
 8001066:	f002 fc9f 	bl	80039a8 <Servo_Register>
 800106a:	4603      	mov	r3, r0
 800106c:	4a17      	ldr	r2, [pc, #92]	@ (80010cc <Arm_Init+0xd8>)
 800106e:	6093      	str	r3, [r2, #8]
    }

    if (servoIds[3] == -1) {
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <Arm_Init+0xd8>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d10c      	bne.n	8001094 <Arm_Init+0xa0>
        servoIds[3] = Servo_Register(15, "Link3", 0.0f, 180.0f, ARM_HOME_LINK3_ANGLE);
 800107a:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 80010ec <Arm_Init+0xf8>
 800107e:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80010d4 <Arm_Init+0xe0>
 8001082:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80010d8 <Arm_Init+0xe4>
 8001086:	491a      	ldr	r1, [pc, #104]	@ (80010f0 <Arm_Init+0xfc>)
 8001088:	200f      	movs	r0, #15
 800108a:	f002 fc8d 	bl	80039a8 <Servo_Register>
 800108e:	4603      	mov	r3, r0
 8001090:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <Arm_Init+0xd8>)
 8001092:	60d3      	str	r3, [r2, #12]
    }

    // Check if all servos were registered successfully
    if (servoIds[0] < 0 || servoIds[1] < 0 || servoIds[2] < 0 || servoIds[3] < 0) {
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <Arm_Init+0xd8>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db0b      	blt.n	80010b4 <Arm_Init+0xc0>
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <Arm_Init+0xd8>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	db07      	blt.n	80010b4 <Arm_Init+0xc0>
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <Arm_Init+0xd8>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db03      	blt.n	80010b4 <Arm_Init+0xc0>
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <Arm_Init+0xd8>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	da02      	bge.n	80010ba <Arm_Init+0xc6>
        return -1;
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	e003      	b.n	80010c2 <Arm_Init+0xce>
    }

    initialized = 1;
 80010ba:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <Arm_Init+0xd4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	601a      	str	r2, [r3, #0]
    return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000029c 	.word	0x2000029c
 80010cc:	20000000 	.word	0x20000000
 80010d0:	42d20000 	.word	0x42d20000
 80010d4:	43340000 	.word	0x43340000
 80010d8:	00000000 	.word	0x00000000
 80010dc:	0800e170 	.word	0x0800e170
 80010e0:	0800e178 	.word	0x0800e178
 80010e4:	42be0000 	.word	0x42be0000
 80010e8:	0800e180 	.word	0x0800e180
 80010ec:	42a00000 	.word	0x42a00000
 80010f0:	0800e188 	.word	0x0800e188

080010f4 <init_ball_storage>:
#include "ballstorage.h"

int good_potato_storage; // left
int bad_potato_storage; // right

void init_ball_storage(){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
	good_potato_storage = Servo_Register(4, "good_potato_storage", 0, 180, 90);
 80010f8:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 800114c <init_ball_storage+0x58>
 80010fc:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8001150 <init_ball_storage+0x5c>
 8001100:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001154 <init_ball_storage+0x60>
 8001104:	4914      	ldr	r1, [pc, #80]	@ (8001158 <init_ball_storage+0x64>)
 8001106:	2004      	movs	r0, #4
 8001108:	f002 fc4e 	bl	80039a8 <Servo_Register>
 800110c:	4603      	mov	r3, r0
 800110e:	4a13      	ldr	r2, [pc, #76]	@ (800115c <init_ball_storage+0x68>)
 8001110:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(good_potato_storage, 90);
 8001112:	4b12      	ldr	r3, [pc, #72]	@ (800115c <init_ball_storage+0x68>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800114c <init_ball_storage+0x58>
 800111a:	4618      	mov	r0, r3
 800111c:	f002 fd30 	bl	8003b80 <Servo_SetAngle>

	bad_potato_storage = Servo_Register(5, "bad_potato_storage", 0, 180, 90);
 8001120:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 800114c <init_ball_storage+0x58>
 8001124:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8001150 <init_ball_storage+0x5c>
 8001128:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001154 <init_ball_storage+0x60>
 800112c:	490c      	ldr	r1, [pc, #48]	@ (8001160 <init_ball_storage+0x6c>)
 800112e:	2005      	movs	r0, #5
 8001130:	f002 fc3a 	bl	80039a8 <Servo_Register>
 8001134:	4603      	mov	r3, r0
 8001136:	4a0b      	ldr	r2, [pc, #44]	@ (8001164 <init_ball_storage+0x70>)
 8001138:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(bad_potato_storage, 90);
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <init_ball_storage+0x70>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 800114c <init_ball_storage+0x58>
 8001142:	4618      	mov	r0, r3
 8001144:	f002 fd1c 	bl	8003b80 <Servo_SetAngle>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	42b40000 	.word	0x42b40000
 8001150:	43340000 	.word	0x43340000
 8001154:	00000000 	.word	0x00000000
 8001158:	0800e190 	.word	0x0800e190
 800115c:	200002a0 	.word	0x200002a0
 8001160:	0800e1a4 	.word	0x0800e1a4
 8001164:	200002a4 	.word	0x200002a4

08001168 <turn_on_water_pump>:
const int BOX_THRESHOLD = 100; // minimum value to register a box


//***** Pump Controlling functions ******************************************************//

void turn_on_water_pump(){
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2104      	movs	r1, #4
 8001170:	4802      	ldr	r0, [pc, #8]	@ (800117c <turn_on_water_pump+0x14>)
 8001172:	f005 fda7 	bl	8006cc4 <HAL_GPIO_WritePin>
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40020800 	.word	0x40020800

08001180 <turn_off_air_pump>:

void turn_on_air_pump(){
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 0);
}

void turn_off_air_pump(){
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 1);
 8001184:	2201      	movs	r2, #1
 8001186:	2102      	movs	r1, #2
 8001188:	4802      	ldr	r0, [pc, #8]	@ (8001194 <turn_off_air_pump+0x14>)
 800118a:	f005 fd9b 	bl	8006cc4 <HAL_GPIO_WritePin>
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020800 	.word	0x40020800

08001198 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t prevokbtncount = 0;

volatile uint32_t nextbtncount = 1;
volatile uint32_t prevnextbtncount = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 80011a2:	f004 fb2d 	bl	8005800 <HAL_GetTick>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4a17      	ldr	r2, [pc, #92]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x70>)
 80011aa:	6013      	str	r3, [r2, #0]
    if (GPIO_Pin == B1_Pin && (currentMillis - previousMillis > 650))  // Replace BUTTON_PIN with actual GPIO pin
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011b2:	d10e      	bne.n	80011d2 <HAL_GPIO_EXTI_Callback+0x3a>
 80011b4:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x70>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b14      	ldr	r3, [pc, #80]	@ (800120c <HAL_GPIO_EXTI_Callback+0x74>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	f240 228a 	movw	r2, #650	@ 0x28a
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d905      	bls.n	80011d2 <HAL_GPIO_EXTI_Callback+0x3a>
	{
    	nextbtncount++; // Set flag when button is pressed
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <HAL_GPIO_EXTI_Callback+0x78>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <HAL_GPIO_EXTI_Callback+0x78>)
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	e011      	b.n	80011f6 <HAL_GPIO_EXTI_Callback+0x5e>
		//Buzzer_On();
	}
    else if (GPIO_Pin == GPIO_PIN_11 && (currentMillis - previousMillis > 650)){
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011d8:	d10d      	bne.n	80011f6 <HAL_GPIO_EXTI_Callback+0x5e>
 80011da:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x70>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <HAL_GPIO_EXTI_Callback+0x74>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	f240 228a 	movw	r2, #650	@ 0x28a
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d904      	bls.n	80011f6 <HAL_GPIO_EXTI_Callback+0x5e>
    	okbtncount++;
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <HAL_GPIO_EXTI_Callback+0x7c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	4a08      	ldr	r2, [pc, #32]	@ (8001214 <HAL_GPIO_EXTI_Callback+0x7c>)
 80011f4:	6013      	str	r3, [r2, #0]
    }

    previousMillis = currentMillis;
 80011f6:	4b04      	ldr	r3, [pc, #16]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x70>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a04      	ldr	r2, [pc, #16]	@ (800120c <HAL_GPIO_EXTI_Callback+0x74>)
 80011fc:	6013      	str	r3, [r2, #0]
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200002ac 	.word	0x200002ac
 800120c:	200002a8 	.word	0x200002a8
 8001210:	20000010 	.word	0x20000010
 8001214:	200002b0 	.word	0x200002b0

08001218 <Controller_Init>:
#include "fonts.h"
#include <stdio.h>

static float oldSpeed = 0;

void Controller_Init(Controller *controller) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    // Initialize motor struct
	controller->forward_error = 0;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
	controller->rotational_error = 0;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
	controller->previous_forward_error = 0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
	controller->previous_rotational_error = 0;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	60da      	str	r2, [r3, #12]
	controller->velocity = 0;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
	controller->omega = 0;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	615a      	str	r2, [r3, #20]
	controller->left_motor_pwm = 0;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f04f 0200 	mov.w	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
	controller->right_motor_pwm = 0;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
	controller->controllers_enabled = 1;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2201      	movs	r2, #1
 8001264:	f883 2020 	strb.w	r2, [r3, #32]
	controller->feedforward_enabled = 1;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2201      	movs	r2, #1
 800126c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <Controller_EnableControllers>:

/**
 * Enable motor controllers.
 */
void Controller_EnableControllers(Controller *controller) {
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    controller->controllers_enabled = 1;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2201      	movs	r2, #1
 8001288:	f883 2020 	strb.w	r2, [r3, #32]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <Controller_DisableControllers>:

/**
 * Disable motor controllers.
 */
void Controller_DisableControllers(Controller *controller) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
    controller->controllers_enabled = 0;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2020 	strb.w	r2, [r3, #32]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <Controller_ResetControllers>:

/**
 * Reset the error integrals for both forward and rotational controllers.
 */
void Controller_ResetControllers(Controller *controller) {
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    controller->forward_error = 0;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
    controller->rotational_error = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	605a      	str	r2, [r3, #4]
    controller->previous_forward_error = 0;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
    controller->previous_rotational_error = 0;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	60da      	str	r2, [r3, #12]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <Controller_Stop>:

void Controller_Stop(){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 80012ec:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001300 <Controller_Stop+0x18>
 80012f0:	f001 f99a 	bl	8002628 <setMotorLPWM>
	setMotorRPWM(0);
 80012f4:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8001300 <Controller_Stop+0x18>
 80012f8:	f001 f9dc 	bl	80026b4 <setMotorRPWM>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	00000000 	.word	0x00000000

08001304 <UpdateControllers>:


/**
 * Update motor controllers based on velocity, angular velocity, and steering adjustment.
 */
void UpdateControllers(Controller *controller, float velocity, float omega, float steering_adjustment) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b090      	sub	sp, #64	@ 0x40
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001310:	edc7 0a01 	vstr	s1, [r7, #4]
 8001314:	ed87 1a00 	vstr	s2, [r7]
    float forward_output, rotational_output, left_output, right_output;
    //float left_speed, right_speed, left_ff, right_ff;

    controller->velocity = velocity;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	68ba      	ldr	r2, [r7, #8]
 800131c:	611a      	str	r2, [r3, #16]
    controller->omega = omega;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	615a      	str	r2, [r3, #20]

    // Forward motion control
    float forward_increment = velocity * LOOP_INTERVAL;//
 8001324:	4b6c      	ldr	r3, [pc, #432]	@ (80014d8 <UpdateControllers+0x1d4>)
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	ed97 7a02 	vldr	s14, [r7, #8]
 800132e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001332:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    controller->forward_error += forward_increment - robot_fwd_change();
 8001336:	f000 fae7 	bl	8001908 <robot_fwd_change>
 800133a:	eeb0 7a40 	vmov.f32	s14, s0
 800133e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001342:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	edd3 7a00 	vldr	s15, [r3]
 800134c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	edc3 7a00 	vstr	s15, [r3]
    float forward_diff = controller->forward_error - controller->previous_forward_error;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	ed93 7a00 	vldr	s14, [r3]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001366:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    controller->previous_forward_error = controller->forward_error;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	609a      	str	r2, [r3, #8]
    forward_output = FWD_KP * controller->forward_error + FWD_KD * forward_diff;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	ed93 7a00 	vldr	s14, [r3]
 8001378:	4b58      	ldr	r3, [pc, #352]	@ (80014dc <UpdateControllers+0x1d8>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001382:	4b57      	ldr	r3, [pc, #348]	@ (80014e0 <UpdateControllers+0x1dc>)
 8001384:	edd3 6a00 	vldr	s13, [r3]
 8001388:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800138c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001394:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Rotational control
    float rotational_increment = omega * LOOP_INTERVAL;
 8001398:	4b4f      	ldr	r3, [pc, #316]	@ (80014d8 <UpdateControllers+0x1d4>)
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	ed97 7a01 	vldr	s14, [r7, #4]
 80013a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    controller->rotational_error += rotational_increment - robot_rot_change();
 80013aa:	f000 fabf 	bl	800192c <robot_rot_change>
 80013ae:	eeb0 7a40 	vmov.f32	s14, s0
 80013b2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80013b6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80013c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	edc3 7a01 	vstr	s15, [r3, #4]
    controller->rotational_error -= steering_adjustment;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80013d0:	edd7 7a00 	vldr	s15, [r7]
 80013d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	edc3 7a01 	vstr	s15, [r3, #4]
    float rotational_diff = controller->rotational_error - controller->previous_rotational_error;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    controller->previous_rotational_error = controller->rotational_error;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	60da      	str	r2, [r3, #12]
    rotational_output = ROT_KP * controller->rotational_error + ROT_KD * rotational_diff;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	ed93 7a01 	vldr	s14, [r3, #4]
 8001400:	4b38      	ldr	r3, [pc, #224]	@ (80014e4 <UpdateControllers+0x1e0>)
 8001402:	edd3 7a00 	vldr	s15, [r3]
 8001406:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140a:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <UpdateControllers+0x1e4>)
 800140c:	edd3 6a00 	vldr	s13, [r3]
 8001410:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	edc7 7a08 	vstr	s15, [r7, #32]

    // Combine forward and rotational outputs
    left_output = forward_output - rotational_output;
 8001420:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001424:	edd7 7a08 	vldr	s15, [r7, #32]
 8001428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800142c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    right_output = forward_output + rotational_output;
 8001430:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001434:	edd7 7a08 	vldr	s15, [r7, #32]
 8001438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    float tangent_speed = omega * ROBOT_RADIUS * RADIANS_PER_DEGREE;
 8001440:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <UpdateControllers+0x1e8>)
 8001442:	ed93 7a00 	vldr	s14, [r3]
 8001446:	edd7 7a01 	vldr	s15, [r7, #4]
 800144a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144e:	4b28      	ldr	r3, [pc, #160]	@ (80014f0 <UpdateControllers+0x1ec>)
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001458:	edc7 7a07 	vstr	s15, [r7, #28]

	float left_speed = velocity - tangent_speed;
 800145c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001460:	edd7 7a07 	vldr	s15, [r7, #28]
 8001464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001468:	edc7 7a06 	vstr	s15, [r7, #24]
	float right_speed = velocity + tangent_speed;
 800146c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001470:	edd7 7a07 	vldr	s15, [r7, #28]
 8001474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001478:	edc7 7a05 	vstr	s15, [r7, #20]

	if (controller->feedforward_enabled) {
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001482:	2b00      	cmp	r3, #0
 8001484:	d017      	beq.n	80014b6 <UpdateControllers+0x1b2>
		// Feedforward calculation
		left_output += leftFeedForward(left_speed);
 8001486:	ed97 0a06 	vldr	s0, [r7, #24]
 800148a:	f000 f833 	bl	80014f4 <leftFeedForward>
 800148e:	eeb0 7a40 	vmov.f32	s14, s0
 8001492:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001496:	ee77 7a87 	vadd.f32	s15, s15, s14
 800149a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		right_output += rightFeedForward(right_speed);
 800149e:	ed97 0a05 	vldr	s0, [r7, #20]
 80014a2:	f000 f88d 	bl	80015c0 <rightFeedForward>
 80014a6:	eeb0 7a40 	vmov.f32	s14, s0
 80014aa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80014ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	}

    if (controller->controllers_enabled) {
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d007      	beq.n	80014d0 <UpdateControllers+0x1cc>
    	setMotorLPWM(left_output);
 80014c0:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80014c4:	f001 f8b0 	bl	8002628 <setMotorLPWM>
        setMotorRPWM(right_output);
 80014c8:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80014cc:	f001 f8f2 	bl	80026b4 <setMotorRPWM>
    }


}
 80014d0:	bf00      	nop
 80014d2:	3740      	adds	r7, #64	@ 0x40
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	0800e20c 	.word	0x0800e20c
 80014dc:	0800e21c 	.word	0x0800e21c
 80014e0:	0800e220 	.word	0x0800e220
 80014e4:	0800e224 	.word	0x0800e224
 80014e8:	0800e228 	.word	0x0800e228
 80014ec:	0800e1fc 	.word	0x0800e1fc
 80014f0:	0800e204 	.word	0x0800e204

080014f4 <leftFeedForward>:


float leftFeedForward(float speed) {
 80014f4:	b480      	push	{r7}
 80014f6:	b087      	sub	sp, #28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	ed87 0a01 	vstr	s0, [r7, #4]
//  static float oldSpeed = speed;
  float leftFF = speed * SPEED_FF;
 80014fe:	4b2b      	ldr	r3, [pc, #172]	@ (80015ac <leftFeedForward+0xb8>)
 8001500:	edd3 7a00 	vldr	s15, [r3]
 8001504:	ed97 7a01 	vldr	s14, [r7, #4]
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 8001510:	edd7 7a01 	vldr	s15, [r7, #4]
 8001514:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151c:	dd09      	ble.n	8001532 <leftFeedForward+0x3e>
    leftFF += BIAS_FF;
 800151e:	4b24      	ldr	r3, [pc, #144]	@ (80015b0 <leftFeedForward+0xbc>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ed97 7a05 	vldr	s14, [r7, #20]
 8001528:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001530:	e00f      	b.n	8001552 <leftFeedForward+0x5e>
  } else if (speed < 0) {
 8001532:	edd7 7a01 	vldr	s15, [r7, #4]
 8001536:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800153a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153e:	d508      	bpl.n	8001552 <leftFeedForward+0x5e>
    leftFF -= BIAS_FF;
 8001540:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <leftFeedForward+0xbc>)
 8001542:	edd3 7a00 	vldr	s15, [r3]
 8001546:	ed97 7a05 	vldr	s14, [r7, #20]
 800154a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800154e:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 8001552:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <leftFeedForward+0xc0>)
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	ed97 7a01 	vldr	s14, [r7, #4]
 800155c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001560:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <leftFeedForward+0xc4>)
 8001562:	edd3 7a00 	vldr	s15, [r3]
 8001566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156a:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 800156e:	4a11      	ldr	r2, [pc, #68]	@ (80015b4 <leftFeedForward+0xc0>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <leftFeedForward+0xc8>)
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	ed97 7a04 	vldr	s14, [r7, #16]
 800157e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001582:	edc7 7a03 	vstr	s15, [r7, #12]
  leftFF += accFF;
 8001586:	ed97 7a05 	vldr	s14, [r7, #20]
 800158a:	edd7 7a03 	vldr	s15, [r7, #12]
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001592:	edc7 7a05 	vstr	s15, [r7, #20]
  return leftFF;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	ee07 3a90 	vmov	s15, r3
}
 800159c:	eeb0 0a67 	vmov.f32	s0, s15
 80015a0:	371c      	adds	r7, #28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	0800e210 	.word	0x0800e210
 80015b0:	0800e218 	.word	0x0800e218
 80015b4:	200002bc 	.word	0x200002bc
 80015b8:	0800e208 	.word	0x0800e208
 80015bc:	0800e214 	.word	0x0800e214

080015c0 <rightFeedForward>:

float rightFeedForward(float speed) {
 80015c0:	b480      	push	{r7}
 80015c2:	b087      	sub	sp, #28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	ed87 0a01 	vstr	s0, [r7, #4]
  //static float oldSpeed = speed;
  float rightFF = speed * SPEED_FF;
 80015ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001678 <rightFeedForward+0xb8>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80015d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d8:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 80015dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e8:	dd09      	ble.n	80015fe <rightFeedForward+0x3e>
    rightFF += BIAS_FF;
 80015ea:	4b24      	ldr	r3, [pc, #144]	@ (800167c <rightFeedForward+0xbc>)
 80015ec:	edd3 7a00 	vldr	s15, [r3]
 80015f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80015f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f8:	edc7 7a05 	vstr	s15, [r7, #20]
 80015fc:	e00f      	b.n	800161e <rightFeedForward+0x5e>
  } else if (speed < 0) {
 80015fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001602:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160a:	d508      	bpl.n	800161e <rightFeedForward+0x5e>
    rightFF -= BIAS_FF;
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <rightFeedForward+0xbc>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	ed97 7a05 	vldr	s14, [r7, #20]
 8001616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161a:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 800161e:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <rightFeedForward+0xc0>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	ed97 7a01 	vldr	s14, [r7, #4]
 8001628:	ee37 7a67 	vsub.f32	s14, s14, s15
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <rightFeedForward+0xc4>)
 800162e:	edd3 7a00 	vldr	s15, [r3]
 8001632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001636:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 800163a:	4a11      	ldr	r2, [pc, #68]	@ (8001680 <rightFeedForward+0xc0>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <rightFeedForward+0xc8>)
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	ed97 7a04 	vldr	s14, [r7, #16]
 800164a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164e:	edc7 7a03 	vstr	s15, [r7, #12]
  rightFF += accFF;
 8001652:	ed97 7a05 	vldr	s14, [r7, #20]
 8001656:	edd7 7a03 	vldr	s15, [r7, #12]
 800165a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800165e:	edc7 7a05 	vstr	s15, [r7, #20]
  return rightFF;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	ee07 3a90 	vmov	s15, r3
}
 8001668:	eeb0 0a67 	vmov.f32	s0, s15
 800166c:	371c      	adds	r7, #28
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	0800e210 	.word	0x0800e210
 800167c:	0800e218 	.word	0x0800e218
 8001680:	200002bc 	.word	0x200002bc
 8001684:	0800e208 	.word	0x0800e208
 8001688:	0800e214 	.word	0x0800e214

0800168c <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8001690:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <Delay_Init+0x38>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10e      	bne.n	80016ba <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800169c:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <Delay_Init+0x38>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <Delay_Init+0x38>)
 80016a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016a6:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 80016a8:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <Delay_Init+0x3c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <Delay_Init+0x3c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <Delay_Init+0x3c>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6013      	str	r3, [r2, #0]
    }
}
 80016ba:	bf00      	nop
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000edf0 	.word	0xe000edf0
 80016c8:	e0001000 	.word	0xe0001000

080016cc <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 80016d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001704 <delayMicroseconds+0x38>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 180; // Our MCU runs at 180 MHz, so each microsecond lasts 16 clock ticks
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	22b4      	movs	r2, #180	@ 0xb4
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 80016e4:	bf00      	nop
 80016e6:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <delayMicroseconds+0x38>)
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d8f8      	bhi.n	80016e6 <delayMicroseconds+0x1a>
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	3714      	adds	r7, #20
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e0001000 	.word	0xe0001000

08001708 <getRightEncoderCounts>:
/*
 * NOTE: your timers might be different based on what you used when designing your PCB!
 * Also, if your encoder values are negative of what they should be, multiply the return values by -1.
 */

int16_t getRightEncoderCounts() {
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
	return (int16_t) TIM2->CNT;
 800170c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001712:	b21b      	sxth	r3, r3
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
	return (int16_t) TIM1->CNT;
 8001724:	4b03      	ldr	r3, [pc, #12]	@ (8001734 <getLeftEncoderCounts+0x14>)
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	b21b      	sxth	r3, r3
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40010000 	.word	0x40010000

08001738 <resetEncoders>:

void resetEncoders() {
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
	TIM1->CNT = (int16_t) 0;
 800173c:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <resetEncoders+0x44>)
 800173e:	2200      	movs	r2, #0
 8001740:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CNT = (int16_t) 0;
 8001742:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001746:	2200      	movs	r2, #0
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24
	m_robot_distance = 0;
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <resetEncoders+0x48>)
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
	m_robot_angle = 0;
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <resetEncoders+0x4c>)
 8001754:	f04f 0200 	mov.w	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
	left_delta = 0;
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <resetEncoders+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	801a      	strh	r2, [r3, #0]
	right_delta = 0;
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <resetEncoders+0x54>)
 8001762:	2200      	movs	r2, #0
 8001764:	801a      	strh	r2, [r3, #0]
	previous_left_count = 0;
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <resetEncoders+0x58>)
 8001768:	2200      	movs	r2, #0
 800176a:	801a      	strh	r2, [r3, #0]
	previous_right_count = 0;
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <resetEncoders+0x5c>)
 800176e:	2200      	movs	r2, #0
 8001770:	801a      	strh	r2, [r3, #0]

}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40010000 	.word	0x40010000
 8001780:	200002c0 	.word	0x200002c0
 8001784:	200002c4 	.word	0x200002c4
 8001788:	200002c8 	.word	0x200002c8
 800178c:	200002ca 	.word	0x200002ca
 8001790:	200002cc 	.word	0x200002cc
 8001794:	200002ce 	.word	0x200002ce

08001798 <resetEncodersinSystick>:

void resetEncodersinSystick() {
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
	TIM1->CNT = (int16_t) 0;
 800179c:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <resetEncodersinSystick+0x1c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CNT = (int16_t) 0;
 80017a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80017a6:	2200      	movs	r2, #0
 80017a8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40010000 	.word	0x40010000

080017b8 <update_Encoder_Data>:

void update_Encoder_Data(){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
	int16_t left_count = getLeftEncoderCounts();
 80017be:	f7ff ffaf 	bl	8001720 <getLeftEncoderCounts>
 80017c2:	4603      	mov	r3, r0
 80017c4:	81fb      	strh	r3, [r7, #14]
	int16_t right_count = getRightEncoderCounts();
 80017c6:	f7ff ff9f 	bl	8001708 <getRightEncoderCounts>
 80017ca:	4603      	mov	r3, r0
 80017cc:	81bb      	strh	r3, [r7, #12]

	left_delta = left_count - previous_left_count;
 80017ce:	89fa      	ldrh	r2, [r7, #14]
 80017d0:	4b3b      	ldr	r3, [pc, #236]	@ (80018c0 <update_Encoder_Data+0x108>)
 80017d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	b29b      	uxth	r3, r3
 80017dc:	b21a      	sxth	r2, r3
 80017de:	4b39      	ldr	r3, [pc, #228]	@ (80018c4 <update_Encoder_Data+0x10c>)
 80017e0:	801a      	strh	r2, [r3, #0]
	previous_left_count = left_count;
 80017e2:	4a37      	ldr	r2, [pc, #220]	@ (80018c0 <update_Encoder_Data+0x108>)
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	8013      	strh	r3, [r2, #0]

	right_delta = right_count - previous_right_count;
 80017e8:	89ba      	ldrh	r2, [r7, #12]
 80017ea:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <update_Encoder_Data+0x110>)
 80017ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b21a      	sxth	r2, r3
 80017f8:	4b34      	ldr	r3, [pc, #208]	@ (80018cc <update_Encoder_Data+0x114>)
 80017fa:	801a      	strh	r2, [r3, #0]
	previous_right_count = right_count;
 80017fc:	4a32      	ldr	r2, [pc, #200]	@ (80018c8 <update_Encoder_Data+0x110>)
 80017fe:	89bb      	ldrh	r3, [r7, #12]
 8001800:	8013      	strh	r3, [r2, #0]

	float left_change = left_delta * MM_PER_COUNT_LEFT;
 8001802:	4b30      	ldr	r3, [pc, #192]	@ (80018c4 <update_Encoder_Data+0x10c>)
 8001804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe feab 	bl	8000564 <__aeabi_i2d>
 800180e:	a32a      	add	r3, pc, #168	@ (adr r3, 80018b8 <update_Encoder_Data+0x100>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe ff10 	bl	8000638 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff fa02 	bl	8000c28 <__aeabi_d2f>
 8001824:	4603      	mov	r3, r0
 8001826:	60bb      	str	r3, [r7, #8]
	float right_change = right_delta * MM_PER_COUNT_RIGHT;
 8001828:	4b28      	ldr	r3, [pc, #160]	@ (80018cc <update_Encoder_Data+0x114>)
 800182a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe98 	bl	8000564 <__aeabi_i2d>
 8001834:	a320      	add	r3, pc, #128	@ (adr r3, 80018b8 <update_Encoder_Data+0x100>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe fefd 	bl	8000638 <__aeabi_dmul>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f9ef 	bl	8000c28 <__aeabi_d2f>
 800184a:	4603      	mov	r3, r0
 800184c:	607b      	str	r3, [r7, #4]

	m_fwd_change = 0.5 * (right_change + left_change);
 800184e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001852:	edd7 7a02 	vldr	s15, [r7, #8]
 8001856:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800185e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001862:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <update_Encoder_Data+0x118>)
 8001864:	edc3 7a00 	vstr	s15, [r3]
	m_robot_distance += m_fwd_change;
 8001868:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <update_Encoder_Data+0x11c>)
 800186a:	ed93 7a00 	vldr	s14, [r3]
 800186e:	4b18      	ldr	r3, [pc, #96]	@ (80018d0 <update_Encoder_Data+0x118>)
 8001870:	edd3 7a00 	vldr	s15, [r3]
 8001874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001878:	4b16      	ldr	r3, [pc, #88]	@ (80018d4 <update_Encoder_Data+0x11c>)
 800187a:	edc3 7a00 	vstr	s15, [r3]
	m_rot_change = (right_change - left_change) * DEG_PER_MM_DIFFERENCE;
 800187e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001882:	edd7 7a02 	vldr	s15, [r7, #8]
 8001886:	ee37 7a67 	vsub.f32	s14, s14, s15
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <update_Encoder_Data+0x120>)
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001894:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <update_Encoder_Data+0x124>)
 8001896:	edc3 7a00 	vstr	s15, [r3]
	m_robot_angle += m_rot_change;
 800189a:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <update_Encoder_Data+0x128>)
 800189c:	ed93 7a00 	vldr	s14, [r3]
 80018a0:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <update_Encoder_Data+0x124>)
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018aa:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <update_Encoder_Data+0x128>)
 80018ac:	edc3 7a00 	vstr	s15, [r3]


}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	f76b218d 	.word	0xf76b218d
 80018bc:	3faf8e12 	.word	0x3faf8e12
 80018c0:	200002cc 	.word	0x200002cc
 80018c4:	200002c8 	.word	0x200002c8
 80018c8:	200002ce 	.word	0x200002ce
 80018cc:	200002ca 	.word	0x200002ca
 80018d0:	200002d0 	.word	0x200002d0
 80018d4:	200002c0 	.word	0x200002c0
 80018d8:	0800e200 	.word	0x0800e200
 80018dc:	200002d4 	.word	0x200002d4
 80018e0:	200002c4 	.word	0x200002c4

080018e4 <robot_distance>:

float robot_distance() {
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
    float distance;
    distance = m_robot_distance;
 80018ea:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <robot_distance+0x20>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	607b      	str	r3, [r7, #4]
    return distance;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	ee07 3a90 	vmov	s15, r3
}
 80018f6:	eeb0 0a67 	vmov.f32	s0, s15
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	200002c0 	.word	0x200002c0

08001908 <robot_fwd_change>:
	float omega;
	omega = LOOP_FREQUENCY * m_rot_change;
	return omega;
}

float robot_fwd_change() {
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
	float distance;
	distance = m_fwd_change;
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <robot_fwd_change+0x20>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	607b      	str	r3, [r7, #4]
	return distance;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	ee07 3a90 	vmov	s15, r3
}
 800191a:	eeb0 0a67 	vmov.f32	s0, s15
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	200002d0 	.word	0x200002d0

0800192c <robot_rot_change>:

float robot_rot_change() {
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
	float distance;
	distance = m_rot_change;
 8001932:	4b06      	ldr	r3, [pc, #24]	@ (800194c <robot_rot_change+0x20>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	607b      	str	r3, [r7, #4]
	return distance;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	ee07 3a90 	vmov	s15, r3
}
 800193e:	eeb0 0a67 	vmov.f32	s0, s15
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	200002d4 	.word	0x200002d4

08001950 <analogReadIRs>:
	{93912.65, 13.94, -209.14},  //Right Back
	{78382.44, 9.55, -27.92},  //Right Front
};


void analogReadIRs(void){
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
	for (uint8_t i = 10; i < 15; i++)
 8001956:	230a      	movs	r3, #10
 8001958:	71fb      	strb	r3, [r7, #7]
 800195a:	e00c      	b.n	8001976 <analogReadIRs+0x26>
	    {
	        IRsensorValues[i] = AnalogMux_ReadChannel(i);
 800195c:	79fc      	ldrb	r4, [r7, #7]
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	4618      	mov	r0, r3
 8001962:	f003 f9c5 	bl	8004cf0 <AnalogMux_ReadChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <analogReadIRs+0x38>)
 800196c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for (uint8_t i = 10; i < 15; i++)
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	3301      	adds	r3, #1
 8001974:	71fb      	strb	r3, [r7, #7]
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b0e      	cmp	r3, #14
 800197a:	d9ef      	bls.n	800195c <analogReadIRs+0xc>
	    }
}
 800197c:	bf00      	nop
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	bd90      	pop	{r4, r7, pc}
 8001986:	bf00      	nop
 8001988:	200002d8 	.word	0x200002d8

0800198c <readRawIR>:


uint16_t readRawIR(IR ir)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
	switch(ir){
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b04      	cmp	r3, #4
 800199a:	d81c      	bhi.n	80019d6 <readRawIR+0x4a>
 800199c:	a201      	add	r2, pc, #4	@ (adr r2, 80019a4 <readRawIR+0x18>)
 800199e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a2:	bf00      	nop
 80019a4:	080019b9 	.word	0x080019b9
 80019a8:	080019c5 	.word	0x080019c5
 80019ac:	080019bf 	.word	0x080019bf
 80019b0:	080019cb 	.word	0x080019cb
 80019b4:	080019d1 	.word	0x080019d1
	case IR_FRONT:
		return IRsensorValues[10];
 80019b8:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <readRawIR+0x5c>)
 80019ba:	8a9b      	ldrh	r3, [r3, #20]
 80019bc:	e00d      	b.n	80019da <readRawIR+0x4e>
		break;
	case IR_LEFT_BACK:
		return IRsensorValues[11];
 80019be:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <readRawIR+0x5c>)
 80019c0:	8adb      	ldrh	r3, [r3, #22]
 80019c2:	e00a      	b.n	80019da <readRawIR+0x4e>
		break;
	case IR_LEFT_FORWARD:
		return IRsensorValues[12];
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <readRawIR+0x5c>)
 80019c6:	8b1b      	ldrh	r3, [r3, #24]
 80019c8:	e007      	b.n	80019da <readRawIR+0x4e>
		break;
	case IR_RIGHT_BACK:
		return IRsensorValues[13];
 80019ca:	4b07      	ldr	r3, [pc, #28]	@ (80019e8 <readRawIR+0x5c>)
 80019cc:	8b5b      	ldrh	r3, [r3, #26]
 80019ce:	e004      	b.n	80019da <readRawIR+0x4e>
		break;
	case IR_RIGHT_FORWARD:
		return IRsensorValues[14];
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <readRawIR+0x5c>)
 80019d2:	8b9b      	ldrh	r3, [r3, #28]
 80019d4:	e001      	b.n	80019da <readRawIR+0x4e>
		break;
	default:
		return -1;
 80019d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
		break;
	}
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	200002d8 	.word	0x200002d8

080019ec <getIRDistance>:

uint16_t getIRDistance(IR ir, uint16_t raw){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	460a      	mov	r2, r1
 80019f6:	71fb      	strb	r3, [r7, #7]
 80019f8:	4613      	mov	r3, r2
 80019fa:	80bb      	strh	r3, [r7, #4]
	IR_Calibration_t *cal = &IR_calibration[ir];
 80019fc:	79fa      	ldrb	r2, [r7, #7]
 80019fe:	4613      	mov	r3, r2
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4413      	add	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4a16      	ldr	r2, [pc, #88]	@ (8001a60 <getIRDistance+0x74>)
 8001a08:	4413      	add	r3, r2
 8001a0a:	60fb      	str	r3, [r7, #12]
	return (int)round(((cal->a)/(raw - cal->c)) - cal->b);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	edd3 6a00 	vldr	s13, [r3]
 8001a12:	88bb      	ldrh	r3, [r7, #4]
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a34:	ee17 0a90 	vmov	r0, s15
 8001a38:	f7fe fda6 	bl	8000588 <__aeabi_f2d>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	ec43 2b10 	vmov	d0, r2, r3
 8001a44:	f00c fb40 	bl	800e0c8 <round>
 8001a48:	ec53 2b10 	vmov	r2, r3, d0
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7ff f8a2 	bl	8000b98 <__aeabi_d2iz>
 8001a54:	4603      	mov	r3, r0
 8001a56:	b29b      	uxth	r3, r3
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20000014 	.word	0x20000014

08001a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a68:	f003 fe64 	bl	8005734 <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a6c:	f000 f876 	bl	8001b5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a70:	f000 fb58 	bl	8002124 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a74:	f000 fb36 	bl	80020e4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001a78:	f000 fab6 	bl	8001fe8 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001a7c:	f000 f98e 	bl	8001d9c <MX_TIM1_Init>
	MX_TIM2_Init();
 8001a80:	f000 f9e4 	bl	8001e4c <MX_TIM2_Init>
	MX_I2C2_Init();
 8001a84:	f000 f95c 	bl	8001d40 <MX_I2C2_Init>
	MX_USART3_UART_Init();
 8001a88:	f000 fad8 	bl	800203c <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 8001a8c:	f000 fb00 	bl	8002090 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 8001a90:	f000 f8d6 	bl	8001c40 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001a94:	f000 f926 	bl	8001ce4 <MX_I2C1_Init>
	MX_TIM3_Init();
 8001a98:	f000 fa2c 	bl	8001ef4 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001a9c:	213c      	movs	r1, #60	@ 0x3c
 8001a9e:	4828      	ldr	r0, [pc, #160]	@ (8001b40 <main+0xdc>)
 8001aa0:	f007 ff0a 	bl	80098b8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001aa4:	213c      	movs	r1, #60	@ 0x3c
 8001aa6:	4827      	ldr	r0, [pc, #156]	@ (8001b44 <main+0xe0>)
 8001aa8:	f007 ff06 	bl	80098b8 <HAL_TIM_Encoder_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001aac:	2100      	movs	r1, #0
 8001aae:	4826      	ldr	r0, [pc, #152]	@ (8001b48 <main+0xe4>)
 8001ab0:	f007 fd94 	bl	80095dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	4824      	ldr	r0, [pc, #144]	@ (8001b48 <main+0xe4>)
 8001ab8:	f007 fd90 	bl	80095dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001abc:	2108      	movs	r1, #8
 8001abe:	4822      	ldr	r0, [pc, #136]	@ (8001b48 <main+0xe4>)
 8001ac0:	f007 fd8c 	bl	80095dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001ac4:	210c      	movs	r1, #12
 8001ac6:	4820      	ldr	r0, [pc, #128]	@ (8001b48 <main+0xe4>)
 8001ac8:	f007 fd88 	bl	80095dc <HAL_TIM_PWM_Start>

	turn_off_air_pump();
 8001acc:	f7ff fb58 	bl	8001180 <turn_off_air_pump>
	turn_on_water_pump();
 8001ad0:	f7ff fb4a 	bl	8001168 <turn_on_water_pump>


	/*--------------------- OLED Display --------------------------------*/
	Init_Display();
 8001ad4:	f003 fa4a 	bl	8004f6c <Init_Display>


	/*---------------------Delay--------------------------------*/
	Delay_Init();
 8001ad8:	f7ff fdd8 	bl	800168c <Delay_Init>
	/*-------------------------------------------------------------------*/

	/*---------------------Servos--------------------------------*/
	// Initialize servo system
	Servo_Init(50);  // 50Hz frequency for servos
 8001adc:	2032      	movs	r0, #50	@ 0x32
 8001ade:	f001 ff3f 	bl	8003960 <Servo_Init>
	// Initialize arm
	Arm_Init();
 8001ae2:	f7ff fa87 	bl	8000ff4 <Arm_Init>

	// Init ball storage
	init_ball_storage();
 8001ae6:	f7ff fb05 	bl	80010f4 <init_ball_storage>


	/*-------------------------------------------------------------------*/

	Controller_Init(&controller);
 8001aea:	4818      	ldr	r0, [pc, #96]	@ (8001b4c <main+0xe8>)
 8001aec:	f7ff fb94 	bl	8001218 <Controller_Init>
	Profile_Reset(&forward_profile);
 8001af0:	4817      	ldr	r0, [pc, #92]	@ (8001b50 <main+0xec>)
 8001af2:	f000 fe25 	bl	8002740 <Profile_Reset>
	Profile_Reset(&rotation_profile);
 8001af6:	4817      	ldr	r0, [pc, #92]	@ (8001b54 <main+0xf0>)
 8001af8:	f000 fe22 	bl	8002740 <Profile_Reset>
	Motion_Init(&motion, &controller, &forward_profile, &rotation_profile);
 8001afc:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <main+0xf0>)
 8001afe:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <main+0xec>)
 8001b00:	4912      	ldr	r1, [pc, #72]	@ (8001b4c <main+0xe8>)
 8001b02:	4815      	ldr	r0, [pc, #84]	@ (8001b58 <main+0xf4>)
 8001b04:	f000 fbdd 	bl	80022c2 <Motion_Init>
	Controller_ResetControllers(&controller);
 8001b08:	4810      	ldr	r0, [pc, #64]	@ (8001b4c <main+0xe8>)
 8001b0a:	f7ff fbd3 	bl	80012b4 <Controller_ResetControllers>

	Buzzer_UniquePattern();
 8001b0e:	f002 ffa9 	bl	8004a64 <Buzzer_UniquePattern>

	Buzzer_Toggle(200);
 8001b12:	20c8      	movs	r0, #200	@ 0xc8
 8001b14:	f002 ff94 	bl	8004a40 <Buzzer_Toggle>
	HAL_Delay(2000);
 8001b18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b1c:	f003 fe7c 	bl	8005818 <HAL_Delay>
	/*--------------- Raykha calibration ----------------------------------*/
	//RAYKHA_Calibrate(&raykha_calibration, RAYKHA_LINE_WHITE);
	/*-------------------------------------------------------------------*/
	HAL_Delay(2000);
 8001b20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b24:	f003 fe78 	bl	8005818 <HAL_Delay>
	Buzzer_Toggle(200);
 8001b28:	20c8      	movs	r0, #200	@ 0xc8
 8001b2a:	f002 ff89 	bl	8004a40 <Buzzer_Toggle>


	/*----------------- Begin color sensor init--------------------------------*/
	Buzzer_Toggle(100);
 8001b2e:	2064      	movs	r0, #100	@ 0x64
 8001b30:	f002 ff86 	bl	8004a40 <Buzzer_Toggle>
	//Motion_Move(&motion, 600, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
	//set_steering_mode(STEERING_OFF);
	//Motion_SpinTurn(&motion, 90, 200.0, 20.0);

  //---------------- End of Motion controller tests---------------------------------------------
	selectTask();
 8001b34:	f002 feb0 	bl	8004898 <selectTask>



    /* USER CODE BEGIN 3 */

	  runCurrentTask();
 8001b38:	f002 ff18 	bl	800496c <runCurrentTask>
 8001b3c:	e7fc      	b.n	8001b38 <main+0xd4>
 8001b3e:	bf00      	nop
 8001b40:	200003e8 	.word	0x200003e8
 8001b44:	20000430 	.word	0x20000430
 8001b48:	20000478 	.word	0x20000478
 8001b4c:	200006dc 	.word	0x200006dc
 8001b50:	20000694 	.word	0x20000694
 8001b54:	200006b8 	.word	0x200006b8
 8001b58:	20000628 	.word	0x20000628

08001b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b094      	sub	sp, #80	@ 0x50
 8001b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b62:	f107 031c 	add.w	r3, r7, #28
 8001b66:	2234      	movs	r2, #52	@ 0x34
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f00a f977 	bl	800be5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b70:	f107 0308 	add.w	r3, r7, #8
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	4b2c      	ldr	r3, [pc, #176]	@ (8001c38 <SystemClock_Config+0xdc>)
 8001b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b88:	4a2b      	ldr	r2, [pc, #172]	@ (8001c38 <SystemClock_Config+0xdc>)
 8001b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b90:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <SystemClock_Config+0xdc>)
 8001b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	4b26      	ldr	r3, [pc, #152]	@ (8001c3c <SystemClock_Config+0xe0>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a25      	ldr	r2, [pc, #148]	@ (8001c3c <SystemClock_Config+0xe0>)
 8001ba6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	4b23      	ldr	r3, [pc, #140]	@ (8001c3c <SystemClock_Config+0xe0>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bb4:	603b      	str	r3, [r7, #0]
 8001bb6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bc0:	2310      	movs	r3, #16
 8001bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bcc:	2308      	movs	r3, #8
 8001bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001bd0:	23b4      	movs	r3, #180	@ 0xb4
 8001bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be0:	f107 031c 	add.w	r3, r7, #28
 8001be4:	4618      	mov	r0, r3
 8001be6:	f007 fa0b 	bl	8009000 <HAL_RCC_OscConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bf0:	f000 fb60 	bl	80022b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001bf4:	f006 fe6a 	bl	80088cc <HAL_PWREx_EnableOverDrive>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001bfe:	f000 fb59 	bl	80022b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c02:	230f      	movs	r3, #15
 8001c04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c06:	2302      	movs	r3, #2
 8001c08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c0e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c1a:	f107 0308 	add.w	r3, r7, #8
 8001c1e:	2105      	movs	r1, #5
 8001c20:	4618      	mov	r0, r3
 8001c22:	f006 fea3 	bl	800896c <HAL_RCC_ClockConfig>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001c2c:	f000 fb42 	bl	80022b4 <Error_Handler>
  }
}
 8001c30:	bf00      	nop
 8001c32:	3750      	adds	r7, #80	@ 0x50
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40007000 	.word	0x40007000

08001c40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c46:	463b      	mov	r3, r7
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c52:	4b21      	ldr	r3, [pc, #132]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c54:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <MX_ADC1_Init+0x9c>)
 8001c56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c60:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c7a:	4b17      	ldr	r3, [pc, #92]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c80:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c82:	4a17      	ldr	r2, [pc, #92]	@ (8001ce0 <MX_ADC1_Init+0xa0>)
 8001c84:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c86:	4b14      	ldr	r3, [pc, #80]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c92:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ca0:	480d      	ldr	r0, [pc, #52]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001ca2:	f003 fddd 	bl	8005860 <HAL_ADC_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001cac:	f000 fb02 	bl	80022b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001cb0:	230a      	movs	r3, #10
 8001cb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <MX_ADC1_Init+0x98>)
 8001cc2:	f003 ffaf 	bl	8005c24 <HAL_ADC_ConfigChannel>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ccc:	f000 faf2 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200002f8 	.word	0x200002f8
 8001cdc:	40012000 	.word	0x40012000
 8001ce0:	0f000001 	.word	0x0f000001

08001ce4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001cea:	4a13      	ldr	r2, [pc, #76]	@ (8001d38 <MX_I2C1_Init+0x54>)
 8001cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001cf0:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <MX_I2C1_Init+0x58>)
 8001cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d08:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d0e:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d14:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d1a:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d20:	4804      	ldr	r0, [pc, #16]	@ (8001d34 <MX_I2C1_Init+0x50>)
 8001d22:	f005 f801 	bl	8006d28 <HAL_I2C_Init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d2c:	f000 fac2 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000340 	.word	0x20000340
 8001d38:	40005400 	.word	0x40005400
 8001d3c:	00061a80 	.word	0x00061a80

08001d40 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d46:	4a13      	ldr	r2, [pc, #76]	@ (8001d94 <MX_I2C2_Init+0x54>)
 8001d48:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d4c:	4a12      	ldr	r2, [pc, #72]	@ (8001d98 <MX_I2C2_Init+0x58>)
 8001d4e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d50:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d62:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d6a:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d7c:	4804      	ldr	r0, [pc, #16]	@ (8001d90 <MX_I2C2_Init+0x50>)
 8001d7e:	f004 ffd3 	bl	8006d28 <HAL_I2C_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001d88:	f000 fa94 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d8c:	bf00      	nop
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000394 	.word	0x20000394
 8001d94:	40005800 	.word	0x40005800
 8001d98:	000186a0 	.word	0x000186a0

08001d9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08c      	sub	sp, #48	@ 0x30
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001da2:	f107 030c 	add.w	r3, r7, #12
 8001da6:	2224      	movs	r2, #36	@ 0x24
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f00a f857 	bl	800be5e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dba:	4a23      	ldr	r2, [pc, #140]	@ (8001e48 <MX_TIM1_Init+0xac>)
 8001dbc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dbe:	4b21      	ldr	r3, [pc, #132]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001dca:	4b1e      	ldr	r3, [pc, #120]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dcc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dd0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dde:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001de4:	2303      	movs	r3, #3
 8001de6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001de8:	2300      	movs	r3, #0
 8001dea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dec:	2301      	movs	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001e10:	f007 fcac 	bl	800976c <HAL_TIM_Encoder_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001e1a:	f000 fa4b 	bl	80022b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	@ (8001e44 <MX_TIM1_Init+0xa8>)
 8001e2c:	f008 f916 	bl	800a05c <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001e36:	f000 fa3d 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3730      	adds	r7, #48	@ 0x30
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200003e8 	.word	0x200003e8
 8001e48:	40010000 	.word	0x40010000

08001e4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08c      	sub	sp, #48	@ 0x30
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	2224      	movs	r2, #36	@ 0x24
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f009 ffff 	bl	800be5e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e68:	4b21      	ldr	r3, [pc, #132]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e70:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e84:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e8a:	4b19      	ldr	r3, [pc, #100]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e90:	2303      	movs	r3, #3
 8001e92:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e94:	2300      	movs	r3, #0
 8001e96:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	4619      	mov	r1, r3
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001ebc:	f007 fc56 	bl	800976c <HAL_TIM_Encoder_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001ec6:	f000 f9f5 	bl	80022b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4806      	ldr	r0, [pc, #24]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001ed8:	f008 f8c0 	bl	800a05c <HAL_TIMEx_MasterConfigSynchronization>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ee2:	f000 f9e7 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ee6:	bf00      	nop
 8001ee8:	3730      	adds	r7, #48	@ 0x30
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000430 	.word	0x20000430

08001ef4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	@ 0x28
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001efa:	f107 0320 	add.w	r3, r7, #32
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
 8001f10:	611a      	str	r2, [r3, #16]
 8001f12:	615a      	str	r2, [r3, #20]
 8001f14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f16:	4b32      	ldr	r3, [pc, #200]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f18:	4a32      	ldr	r2, [pc, #200]	@ (8001fe4 <MX_TIM3_Init+0xf0>)
 8001f1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f1c:	4b30      	ldr	r3, [pc, #192]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f22:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 8001f28:	4b2d      	ldr	r3, [pc, #180]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f2a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f2e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f30:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f36:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f3c:	4828      	ldr	r0, [pc, #160]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f3e:	f007 fafd 	bl	800953c <HAL_TIM_PWM_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001f48:	f000 f9b4 	bl	80022b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4821      	ldr	r0, [pc, #132]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f5c:	f008 f87e 	bl	800a05c <HAL_TIMEx_MasterConfigSynchronization>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001f66:	f000 f9a5 	bl	80022b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f6a:	2360      	movs	r3, #96	@ 0x60
 8001f6c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4817      	ldr	r0, [pc, #92]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f82:	f007 fd27 	bl	80099d4 <HAL_TIM_PWM_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001f8c:	f000 f992 	bl	80022b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2204      	movs	r2, #4
 8001f94:	4619      	mov	r1, r3
 8001f96:	4812      	ldr	r0, [pc, #72]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001f98:	f007 fd1c 	bl	80099d4 <HAL_TIM_PWM_ConfigChannel>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001fa2:	f000 f987 	bl	80022b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa6:	1d3b      	adds	r3, r7, #4
 8001fa8:	2208      	movs	r2, #8
 8001faa:	4619      	mov	r1, r3
 8001fac:	480c      	ldr	r0, [pc, #48]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001fae:	f007 fd11 	bl	80099d4 <HAL_TIM_PWM_ConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001fb8:	f000 f97c 	bl	80022b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4807      	ldr	r0, [pc, #28]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001fc4:	f007 fd06 	bl	80099d4 <HAL_TIM_PWM_ConfigChannel>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001fce:	f000 f971 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001fd2:	4803      	ldr	r0, [pc, #12]	@ (8001fe0 <MX_TIM3_Init+0xec>)
 8001fd4:	f001 ffee 	bl	8003fb4 <HAL_TIM_MspPostInit>

}
 8001fd8:	bf00      	nop
 8001fda:	3728      	adds	r7, #40	@ 0x28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000478 	.word	0x20000478
 8001fe4:	40000400 	.word	0x40000400

08001fe8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fec:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8001fee:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <MX_USART2_UART_Init+0x50>)
 8001ff0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ff8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8002008:	2200      	movs	r2, #0
 800200a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800200c:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 800200e:	220c      	movs	r2, #12
 8002010:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8002014:	2200      	movs	r2, #0
 8002016:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 800201a:	2200      	movs	r2, #0
 800201c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <MX_USART2_UART_Init+0x4c>)
 8002020:	f008 f898 	bl	800a154 <HAL_UART_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800202a:	f000 f943 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200004c0 	.word	0x200004c0
 8002038:	40004400 	.word	0x40004400

0800203c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002040:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002042:	4a12      	ldr	r2, [pc, #72]	@ (800208c <MX_USART3_UART_Init+0x50>)
 8002044:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002046:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002048:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800204c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800204e:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002054:	4b0c      	ldr	r3, [pc, #48]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800205a:	4b0b      	ldr	r3, [pc, #44]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002060:	4b09      	ldr	r3, [pc, #36]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002062:	220c      	movs	r2, #12
 8002064:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002066:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800206c:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 800206e:	2200      	movs	r2, #0
 8002070:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002072:	4805      	ldr	r0, [pc, #20]	@ (8002088 <MX_USART3_UART_Init+0x4c>)
 8002074:	f008 f86e 	bl	800a154 <HAL_UART_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800207e:	f000 f919 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000508 	.word	0x20000508
 800208c:	40004800 	.word	0x40004800

08002090 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002094:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 8002096:	4a12      	ldr	r2, [pc, #72]	@ (80020e0 <MX_USART6_UART_Init+0x50>)
 8002098:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800209a:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 800209c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80020a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020a2:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020b4:	4b09      	ldr	r3, [pc, #36]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020b6:	220c      	movs	r2, #12
 80020b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ba:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c0:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020c6:	4805      	ldr	r0, [pc, #20]	@ (80020dc <MX_USART6_UART_Init+0x4c>)
 80020c8:	f008 f844 	bl	800a154 <HAL_UART_Init>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020d2:	f000 f8ef 	bl	80022b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000550 	.word	0x20000550
 80020e0:	40011400 	.word	0x40011400

080020e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <MX_DMA_Init+0x3c>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002120 <MX_DMA_Init+0x3c>)
 80020f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fa:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <MX_DMA_Init+0x3c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	2100      	movs	r1, #0
 800210a:	2039      	movs	r0, #57	@ 0x39
 800210c:	f004 f893 	bl	8006236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002110:	2039      	movs	r0, #57	@ 0x39
 8002112:	f004 f8ac 	bl	800626e <HAL_NVIC_EnableIRQ>

}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023800 	.word	0x40023800

08002124 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
 8002138:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	4b59      	ldr	r3, [pc, #356]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	4a58      	ldr	r2, [pc, #352]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002144:	f043 0304 	orr.w	r3, r3, #4
 8002148:	6313      	str	r3, [r2, #48]	@ 0x30
 800214a:	4b56      	ldr	r3, [pc, #344]	@ (80022a4 <MX_GPIO_Init+0x180>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	613b      	str	r3, [r7, #16]
 8002154:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	4b52      	ldr	r3, [pc, #328]	@ (80022a4 <MX_GPIO_Init+0x180>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	4a51      	ldr	r2, [pc, #324]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002164:	6313      	str	r3, [r2, #48]	@ 0x30
 8002166:	4b4f      	ldr	r3, [pc, #316]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	4b4b      	ldr	r3, [pc, #300]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a4a      	ldr	r2, [pc, #296]	@ (80022a4 <MX_GPIO_Init+0x180>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b48      	ldr	r3, [pc, #288]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	4b44      	ldr	r3, [pc, #272]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a43      	ldr	r2, [pc, #268]	@ (80022a4 <MX_GPIO_Init+0x180>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b41      	ldr	r3, [pc, #260]	@ (80022a4 <MX_GPIO_Init+0x180>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, GPIO_PIN_RESET);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2102      	movs	r1, #2
 80021ae:	483e      	ldr	r0, [pc, #248]	@ (80022a8 <MX_GPIO_Init+0x184>)
 80021b0:	f004 fd88 	bl	8006cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, GPIO_PIN_SET);
 80021b4:	2201      	movs	r2, #1
 80021b6:	2104      	movs	r1, #4
 80021b8:	483b      	ldr	r0, [pc, #236]	@ (80022a8 <MX_GPIO_Init+0x184>)
 80021ba:	f004 fd83 	bl	8006cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80021be:	2200      	movs	r2, #0
 80021c0:	2120      	movs	r1, #32
 80021c2:	483a      	ldr	r0, [pc, #232]	@ (80022ac <MX_GPIO_Init+0x188>)
 80021c4:	f004 fd7e 	bl	8006cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 80021c8:	2200      	movs	r2, #0
 80021ca:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80021ce:	4838      	ldr	r0, [pc, #224]	@ (80022b0 <MX_GPIO_Init+0x18c>)
 80021d0:	f004 fd78 	bl	8006cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin PC11 */
  GPIO_InitStruct.Pin = B1_Pin|GPIO_PIN_11;
 80021d4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80021d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021da:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80021de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	482f      	ldr	r0, [pc, #188]	@ (80022a8 <MX_GPIO_Init+0x184>)
 80021ec:	f004 fbd6 	bl	800699c <HAL_GPIO_Init>

  /*Configure GPIO pin : AIRPUMP_Pin */
  GPIO_InitStruct.Pin = AIRPUMP_Pin;
 80021f0:	2302      	movs	r3, #2
 80021f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021fc:	2302      	movs	r3, #2
 80021fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AIRPUMP_GPIO_Port, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4828      	ldr	r0, [pc, #160]	@ (80022a8 <MX_GPIO_Init+0x184>)
 8002208:	f004 fbc8 	bl	800699c <HAL_GPIO_Init>

  /*Configure GPIO pin : WATERPUMP_Pin */
  GPIO_InitStruct.Pin = WATERPUMP_Pin;
 800220c:	2304      	movs	r3, #4
 800220e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002210:	2301      	movs	r3, #1
 8002212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002214:	2301      	movs	r3, #1
 8002216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WATERPUMP_GPIO_Port, &GPIO_InitStruct);
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	4619      	mov	r1, r3
 8002222:	4821      	ldr	r0, [pc, #132]	@ (80022a8 <MX_GPIO_Init+0x184>)
 8002224:	f004 fbba 	bl	800699c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002228:	2308      	movs	r3, #8
 800222a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800222c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	4619      	mov	r1, r3
 800223c:	481a      	ldr	r0, [pc, #104]	@ (80022a8 <MX_GPIO_Init+0x184>)
 800223e:	f004 fbad 	bl	800699c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002242:	2320      	movs	r3, #32
 8002244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002246:	2301      	movs	r3, #1
 8002248:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4814      	ldr	r0, [pc, #80]	@ (80022ac <MX_GPIO_Init+0x188>)
 800225a:	f004 fb9f 	bl	800699c <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 800225e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002264:	2301      	movs	r3, #1
 8002266:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226c:	2303      	movs	r3, #3
 800226e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	4619      	mov	r1, r3
 8002276:	480e      	ldr	r0, [pc, #56]	@ (80022b0 <MX_GPIO_Init+0x18c>)
 8002278:	f004 fb90 	bl	800699c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800227c:	2200      	movs	r2, #0
 800227e:	2100      	movs	r1, #0
 8002280:	2009      	movs	r0, #9
 8002282:	f003 ffd8 	bl	8006236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002286:	2009      	movs	r0, #9
 8002288:	f003 fff1 	bl	800626e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	2028      	movs	r0, #40	@ 0x28
 8002292:	f003 ffd0 	bl	8006236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002296:	2028      	movs	r0, #40	@ 0x28
 8002298:	f003 ffe9 	bl	800626e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800229c:	bf00      	nop
 800229e:	3728      	adds	r7, #40	@ 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40023800 	.word	0x40023800
 80022a8:	40020800 	.word	0x40020800
 80022ac:	40020000 	.word	0x40020000
 80022b0:	40020400 	.word	0x40020400

080022b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022b8:	b672      	cpsid	i
}
 80022ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  Buzzer_ErrorPattern();
 80022bc:	f002 fc05 	bl	8004aca <Buzzer_ErrorPattern>
 80022c0:	e7fc      	b.n	80022bc <Error_Handler+0x8>

080022c2 <Motion_Init>:
#include "uartcom.h"
#include "encoders.h"

extern UART_HandleTypeDef huart6;

void Motion_Init(Motion *motion, Controller *controller, Profile *forward, Profile *rotation) {
 80022c2:	b4b0      	push	{r4, r5, r7}
 80022c4:	b085      	sub	sp, #20
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	603b      	str	r3, [r7, #0]
    motion->controller = *controller;  // Copy the controller structure
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	4614      	mov	r4, r2
 80022d6:	461d      	mov	r5, r3
 80022d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e0:	682b      	ldr	r3, [r5, #0]
 80022e2:	6023      	str	r3, [r4, #0]
    motion->forward = *forward;        // Copy the forward profile structure
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 80022ec:	4615      	mov	r5, r2
 80022ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022f6:	682b      	ldr	r3, [r5, #0]
 80022f8:	6023      	str	r3, [r4, #0]
    motion->rotation = *rotation;      // Copy the rotation profile structure
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8002302:	4615      	mov	r5, r2
 8002304:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002306:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800230a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800230c:	682b      	ldr	r3, [r5, #0]
 800230e:	6023      	str	r3, [r4, #0]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	bcb0      	pop	{r4, r5, r7}
 8002318:	4770      	bx	lr

0800231a <Motion_ResetDriveSystem>:

void Motion_ResetDriveSystem(Motion *motion) {
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
	Motion_Stop(motion);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f81b 	bl	800235e <Motion_Stop>
	Motion_DisableDrive(motion);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f822 	bl	8002372 <Motion_DisableDrive>
    resetEncoders();
 800232e:	f7ff fa03 	bl	8001738 <resetEncoders>
    Profile_Reset(&(motion->forward));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3324      	adds	r3, #36	@ 0x24
 8002336:	4618      	mov	r0, r3
 8002338:	f000 fa02 	bl	8002740 <Profile_Reset>
    Profile_Reset(&(motion->rotation));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3348      	adds	r3, #72	@ 0x48
 8002340:	4618      	mov	r0, r3
 8002342:	f000 f9fd 	bl	8002740 <Profile_Reset>
    Controller_ResetControllers(&(motion->controller));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe ffb3 	bl	80012b4 <Controller_ResetControllers>
    Controller_EnableControllers(&(motion->controller));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4618      	mov	r0, r3
 8002352:	f7fe ff93 	bl	800127c <Controller_EnableControllers>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <Motion_Stop>:

void Motion_Stop(Motion *motion) {
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
	Controller_Stop();
 8002366:	f7fe ffbf 	bl	80012e8 <Controller_Stop>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <Motion_DisableDrive>:

void Motion_DisableDrive(Motion *motion) {
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
	Controller_DisableControllers(&(motion->controller));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe ff8b 	bl	8001298 <Controller_DisableControllers>
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <Motion_Velocity>:

float Motion_Position(Motion *motion) {
    return Profile_GetPosition(&(motion->forward));
}

float Motion_Velocity(Motion *motion) {
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->forward));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3324      	adds	r3, #36	@ 0x24
 8002396:	4618      	mov	r0, r3
 8002398:	f000 face 	bl	8002938 <Profile_GetSpeed>
 800239c:	eef0 7a40 	vmov.f32	s15, s0
}
 80023a0:	eeb0 0a67 	vmov.f32	s0, s15
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <Motion_Omega>:

float Motion_Angle(Motion *motion) {
    return Profile_GetPosition(&(motion->rotation));
}

float Motion_Omega(Motion *motion) {
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b082      	sub	sp, #8
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->rotation));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3348      	adds	r3, #72	@ 0x48
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fabe 	bl	8002938 <Profile_GetSpeed>
 80023bc:	eef0 7a40 	vmov.f32	s15, s0
}
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <Motion_StartMove>:
float Motion_Alpha(Motion *motion) {
    return Profile_GetAcceleration(&(motion->rotation));
}


void Motion_StartMove(Motion *motion, float distance, float top_speed, float final_speed, float acceleration) {
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6178      	str	r0, [r7, #20]
 80023d2:	ed87 0a04 	vstr	s0, [r7, #16]
 80023d6:	edc7 0a03 	vstr	s1, [r7, #12]
 80023da:	ed87 1a02 	vstr	s2, [r7, #8]
 80023de:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Start(&(motion->forward), distance, top_speed, final_speed, acceleration);
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3324      	adds	r3, #36	@ 0x24
 80023e6:	edd7 1a01 	vldr	s3, [r7, #4]
 80023ea:	ed97 1a02 	vldr	s2, [r7, #8]
 80023ee:	edd7 0a03 	vldr	s1, [r7, #12]
 80023f2:	ed97 0a04 	vldr	s0, [r7, #16]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f9bb 	bl	8002772 <Profile_Start>
}
 80023fc:	bf00      	nop
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <Motion_Move>:
uint8_t Motion_MoveFinished(Motion *motion) {
    return Profile_IsFinished(&(motion->forward));
}

// wait untill mition is completed
void Motion_Move(Motion *motion, float distance, float top_speed, float final_speed, float acceleration) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6178      	str	r0, [r7, #20]
 800240c:	ed87 0a04 	vstr	s0, [r7, #16]
 8002410:	edc7 0a03 	vstr	s1, [r7, #12]
 8002414:	ed87 1a02 	vstr	s2, [r7, #8]
 8002418:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Move(&(motion->forward), distance, top_speed, final_speed, acceleration);
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	3324      	adds	r3, #36	@ 0x24
 8002420:	edd7 1a01 	vldr	s3, [r7, #4]
 8002424:	ed97 1a02 	vldr	s2, [r7, #8]
 8002428:	edd7 0a03 	vldr	s1, [r7, #12]
 800242c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002430:	4618      	mov	r0, r3
 8002432:	f000 fa29 	bl	8002888 <Profile_Move>
}
 8002436:	bf00      	nop
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <Motion_Turn>:
uint8_t Motion_TurnFinished(Motion *motion) {
    return Profile_IsFinished(&(motion->rotation));
}

//wait untill motion is finished
void Motion_Turn(Motion *motion, float angle, float omega, float alpha) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	ed87 0a02 	vstr	s0, [r7, #8]
 800244c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002450:	ed87 1a00 	vstr	s2, [r7]
    Profile_Move(&(motion->rotation), angle, omega, 0, alpha);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3348      	adds	r3, #72	@ 0x48
 8002458:	edd7 1a00 	vldr	s3, [r7]
 800245c:	ed9f 1a06 	vldr	s2, [pc, #24]	@ 8002478 <Motion_Turn+0x38>
 8002460:	edd7 0a01 	vldr	s1, [r7, #4]
 8002464:	ed97 0a02 	vldr	s0, [r7, #8]
 8002468:	4618      	mov	r0, r3
 800246a:	f000 fa0d 	bl	8002888 <Profile_Move>
}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	00000000 	.word	0x00000000

0800247c <Motion_Update>:

void Motion_Turn_(Motion *motion, float angle, float omega, float final_speed, float alpha){
	Profile_Move(&(motion->rotation), angle, omega, final_speed, alpha);
}

void Motion_Update(Motion *motion) {
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
    Profile_Update(&(motion->forward));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3324      	adds	r3, #36	@ 0x24
 8002488:	4618      	mov	r0, r3
 800248a:	f000 fa83 	bl	8002994 <Profile_Update>
    Profile_Update(&(motion->rotation));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3348      	adds	r3, #72	@ 0x48
 8002492:	4618      	mov	r0, r3
 8002494:	f000 fa7e 	bl	8002994 <Profile_Update>
    //UART_Transmit_Float(&huart6, ">V", motion->forward.speed, 2);
    //UART_Transmit_Float(&huart6, ">W", robot_speed(), 2);
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <Motion_SpinTurn>:

/**
  *
  * @brief turn in place. Force forward speed to zero
  */
void Motion_SpinTurn(Motion *motion, float angle, float omega, float alpha) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80024ac:	edc7 0a01 	vstr	s1, [r7, #4]
 80024b0:	ed87 1a00 	vstr	s2, [r7]
    Profile_SetTargetSpeed(&(motion->forward), 0);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	3324      	adds	r3, #36	@ 0x24
 80024b8:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80024fc <Motion_SpinTurn+0x5c>
 80024bc:	4618      	mov	r0, r3
 80024be:	f000 fa59 	bl	8002974 <Profile_SetTargetSpeed>
    while (Profile_GetSpeed(&(motion->forward)) != 0) {
 80024c2:	e002      	b.n	80024ca <Motion_SpinTurn+0x2a>
        HAL_Delay(2);
 80024c4:	2002      	movs	r0, #2
 80024c6:	f003 f9a7 	bl	8005818 <HAL_Delay>
    while (Profile_GetSpeed(&(motion->forward)) != 0) {
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	3324      	adds	r3, #36	@ 0x24
 80024ce:	4618      	mov	r0, r3
 80024d0:	f000 fa32 	bl	8002938 <Profile_GetSpeed>
 80024d4:	eef0 7a40 	vmov.f32	s15, s0
 80024d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e0:	d1f0      	bne.n	80024c4 <Motion_SpinTurn+0x24>
    }
    Motion_Turn(motion, angle, omega, alpha);
 80024e2:	ed97 1a00 	vldr	s2, [r7]
 80024e6:	edd7 0a01 	vldr	s1, [r7, #4]
 80024ea:	ed97 0a02 	vldr	s0, [r7, #8]
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f7ff ffa6 	bl	8002440 <Motion_Turn>
}
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	00000000 	.word	0x00000000

08002500 <Motion_StopAfter>:
   *
   * Calling this with the robot stationary is undefined. Don't do that.
   *
   * @brief bring the robot to a halt after a specific distance
   */
void Motion_StopAfter(Motion *motion, float distance) {
 8002500:	b590      	push	{r4, r7, lr}
 8002502:	ed2d 8b02 	vpush	{d8}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	ed87 0a00 	vstr	s0, [r7]
    Profile_Move(&(motion->forward), distance, Profile_GetSpeed(&(motion->forward)), 0, Profile_GetAcceleration(&(motion->forward)));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3324      	adds	r3, #36	@ 0x24
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fa0c 	bl	8002938 <Profile_GetSpeed>
 8002520:	eeb0 8a40 	vmov.f32	s16, s0
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3324      	adds	r3, #36	@ 0x24
 8002528:	4618      	mov	r0, r3
 800252a:	f000 fa14 	bl	8002956 <Profile_GetAcceleration>
 800252e:	eef0 7a40 	vmov.f32	s15, s0
 8002532:	eef0 1a67 	vmov.f32	s3, s15
 8002536:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8002554 <Motion_StopAfter+0x54>
 800253a:	eef0 0a48 	vmov.f32	s1, s16
 800253e:	ed97 0a00 	vldr	s0, [r7]
 8002542:	4620      	mov	r0, r4
 8002544:	f000 f9a0 	bl	8002888 <Profile_Move>
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	ecbd 8b02 	vpop	{d8}
 8002552:	bd90      	pop	{r4, r7, pc}
 8002554:	00000000 	.word	0x00000000

08002558 <Motion_SwitchToNextMotionAfter>:

// Test
void Motion_SwitchToNextMotionAfter(Motion *motion, float distance){
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	ed2d 8b02 	vpush	{d8}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	ed87 0a00 	vstr	s0, [r7]
	Profile_Move(&(motion->forward), distance, Profile_GetSpeed(&(motion->forward)), Profile_GetSpeed(&(motion->forward)), Profile_GetAcceleration(&(motion->forward)));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3324      	adds	r3, #36	@ 0x24
 8002572:	4618      	mov	r0, r3
 8002574:	f000 f9e0 	bl	8002938 <Profile_GetSpeed>
 8002578:	eeb0 8a40 	vmov.f32	s16, s0
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3324      	adds	r3, #36	@ 0x24
 8002580:	4618      	mov	r0, r3
 8002582:	f000 f9d9 	bl	8002938 <Profile_GetSpeed>
 8002586:	eef0 8a40 	vmov.f32	s17, s0
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3324      	adds	r3, #36	@ 0x24
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f9e1 	bl	8002956 <Profile_GetAcceleration>
 8002594:	eef0 7a40 	vmov.f32	s15, s0
 8002598:	eef0 1a67 	vmov.f32	s3, s15
 800259c:	eeb0 1a68 	vmov.f32	s2, s17
 80025a0:	eef0 0a48 	vmov.f32	s1, s16
 80025a4:	ed97 0a00 	vldr	s0, [r7]
 80025a8:	4620      	mov	r0, r4
 80025aa:	f000 f96d 	bl	8002888 <Profile_Move>
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	ecbd 8b02 	vpop	{d8}
 80025b8:	bd90      	pop	{r4, r7, pc}
 80025ba:	0000      	movs	r0, r0
 80025bc:	0000      	movs	r0, r0
	...

080025c0 <limitPWM>:
#include "motors.h"

/*
 * This function should return PWM_MAX if pwm > PWM_MAX, -PWM_MAX if pwm < -PWM_MAX, and pwm otherwise.
 */
float limitPWM(float pwm) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm > PWM_MAX)
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fd ffdc 	bl	8000588 <__aeabi_f2d>
 80025d0:	a313      	add	r3, pc, #76	@ (adr r3, 8002620 <limitPWM+0x60>)
 80025d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d6:	f7fe fabf 	bl	8000b58 <__aeabi_dcmpgt>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <limitPWM+0x24>
		return PWM_MAX;
 80025e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002618 <limitPWM+0x58>)
 80025e2:	e00d      	b.n	8002600 <limitPWM+0x40>
	else if (pwm < -PWM_MAX)
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7fd ffcf 	bl	8000588 <__aeabi_f2d>
 80025ea:	a309      	add	r3, pc, #36	@ (adr r3, 8002610 <limitPWM+0x50>)
 80025ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f0:	f7fe fa94 	bl	8000b1c <__aeabi_dcmplt>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <limitPWM+0x3e>
		return -PWM_MAX;
 80025fa:	4b08      	ldr	r3, [pc, #32]	@ (800261c <limitPWM+0x5c>)
 80025fc:	e000      	b.n	8002600 <limitPWM+0x40>
	return pwm;
 80025fe:	687b      	ldr	r3, [r7, #4]
}
 8002600:	ee07 3a90 	vmov	s15, r3
 8002604:	eeb0 0a67 	vmov.f32	s0, s15
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	70a3d70a 	.word	0x70a3d70a
 8002614:	bfef0a3d 	.word	0xbfef0a3d
 8002618:	3f7851ec 	.word	0x3f7851ec
 800261c:	bf7851ec 	.word	0xbf7851ec
 8002620:	70a3d70a 	.word	0x70a3d70a
 8002624:	3fef0a3d 	.word	0x3fef0a3d

08002628 <setMotorLPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the left wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorLPWM(float pwm) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 8002632:	edd7 7a01 	vldr	s15, [r7, #4]
 8002636:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800263a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263e:	db13      	blt.n	8002668 <setMotorLPWM+0x40>
		TIM3->CCR4 = 0;
 8002640:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <setMotorLPWM+0x84>)
 8002642:	2200      	movs	r2, #0
 8002644:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM3->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002646:	ed97 0a01 	vldr	s0, [r7, #4]
 800264a:	f7ff ffb9 	bl	80025c0 <limitPWM>
 800264e:	eef0 7a40 	vmov.f32	s15, s0
 8002652:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80026b0 <setMotorLPWM+0x88>
 8002656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800265a:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <setMotorLPWM+0x84>)
 800265c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002660:	ee17 2a90 	vmov	r2, s15
 8002664:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else if (pwm < 0) {
		TIM3->CCR3 = 0;
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 8002666:	e01c      	b.n	80026a2 <setMotorLPWM+0x7a>
	else if (pwm < 0) {
 8002668:	edd7 7a01 	vldr	s15, [r7, #4]
 800266c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002674:	d400      	bmi.n	8002678 <setMotorLPWM+0x50>
}
 8002676:	e014      	b.n	80026a2 <setMotorLPWM+0x7a>
		TIM3->CCR3 = 0;
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <setMotorLPWM+0x84>)
 800267a:	2200      	movs	r2, #0
 800267c:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 800267e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002682:	f7ff ff9d 	bl	80025c0 <limitPWM>
 8002686:	eef0 7a40 	vmov.f32	s15, s0
 800268a:	eef1 7a67 	vneg.f32	s15, s15
 800268e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80026b0 <setMotorLPWM+0x88>
 8002692:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002696:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <setMotorLPWM+0x84>)
 8002698:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800269c:	ee17 2a90 	vmov	r2, s15
 80026a0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40000400 	.word	0x40000400
 80026b0:	45e0f800 	.word	0x45e0f800

080026b4 <setMotorRPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the right wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorRPWM(float pwm) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 80026be:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ca:	db13      	blt.n	80026f4 <setMotorRPWM+0x40>
		TIM3->CCR2 = 0;
 80026cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <setMotorRPWM+0x84>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 80026d2:	ed97 0a01 	vldr	s0, [r7, #4]
 80026d6:	f7ff ff73 	bl	80025c0 <limitPWM>
 80026da:	eef0 7a40 	vmov.f32	s15, s0
 80026de:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800273c <setMotorRPWM+0x88>
 80026e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e6:	4b14      	ldr	r3, [pc, #80]	@ (8002738 <setMotorRPWM+0x84>)
 80026e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ec:	ee17 2a90 	vmov	r2, s15
 80026f0:	635a      	str	r2, [r3, #52]	@ 0x34
	}
	else if (pwm < 0) {
		TIM3->CCR1 = 0;
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 80026f2:	e01c      	b.n	800272e <setMotorRPWM+0x7a>
	else if (pwm < 0) {
 80026f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80026f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002700:	d400      	bmi.n	8002704 <setMotorRPWM+0x50>
}
 8002702:	e014      	b.n	800272e <setMotorRPWM+0x7a>
		TIM3->CCR1 = 0;
 8002704:	4b0c      	ldr	r3, [pc, #48]	@ (8002738 <setMotorRPWM+0x84>)
 8002706:	2200      	movs	r2, #0
 8002708:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 800270a:	ed97 0a01 	vldr	s0, [r7, #4]
 800270e:	f7ff ff57 	bl	80025c0 <limitPWM>
 8002712:	eef0 7a40 	vmov.f32	s15, s0
 8002716:	eef1 7a67 	vneg.f32	s15, s15
 800271a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800273c <setMotorRPWM+0x88>
 800271e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002722:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <setMotorRPWM+0x84>)
 8002724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002728:	ee17 2a90 	vmov	r2, s15
 800272c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40000400 	.word	0x40000400
 800273c:	45e0f800 	.word	0x45e0f800

08002740 <Profile_Reset>:
#include "ssd1306.h"
#include "fonts.h"
#include <stdio.h>

// Reset the profile
void Profile_Reset(Profile *profile) {
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
    profile->position = 0;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	609a      	str	r2, [r3, #8]
    profile->speed = 0;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	605a      	str	r2, [r3, #4]
    profile->target_speed = 0;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
    profile->state = PS_IDLE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	701a      	strb	r2, [r3, #0]
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <Profile_Start>:
uint8_t Profile_IsFinished(const Profile *profile) {
    return profile->state == PS_FINISHED;
}

// Start a profile
void Profile_Start(Profile *profile, float distance, float top_speed, float final_speed, float acceleration) {
 8002772:	b480      	push	{r7}
 8002774:	b087      	sub	sp, #28
 8002776:	af00      	add	r7, sp, #0
 8002778:	6178      	str	r0, [r7, #20]
 800277a:	ed87 0a04 	vstr	s0, [r7, #16]
 800277e:	edc7 0a03 	vstr	s1, [r7, #12]
 8002782:	ed87 1a02 	vstr	s2, [r7, #8]
 8002786:	edc7 1a01 	vstr	s3, [r7, #4]
    profile->sign = (distance < 0) ? -1 : 1;
 800278a:	edd7 7a04 	vldr	s15, [r7, #16]
 800278e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002796:	d502      	bpl.n	800279e <Profile_Start+0x2c>
 8002798:	f04f 32ff 	mov.w	r2, #4294967295
 800279c:	e000      	b.n	80027a0 <Profile_Start+0x2e>
 800279e:	2201      	movs	r2, #1
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	731a      	strb	r2, [r3, #12]
    if (distance < 0) distance = -distance;
 80027a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80027a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d505      	bpl.n	80027be <Profile_Start+0x4c>
 80027b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80027b6:	eef1 7a67 	vneg.f32	s15, s15
 80027ba:	edc7 7a04 	vstr	s15, [r7, #16]

    if (distance < 1.0f) {
 80027be:	edd7 7a04 	vldr	s15, [r7, #16]
 80027c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ce:	d503      	bpl.n	80027d8 <Profile_Start+0x66>
        profile->state = PS_FINISHED;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2203      	movs	r2, #3
 80027d4:	701a      	strb	r2, [r3, #0]
        return;
 80027d6:	e052      	b.n	800287e <Profile_Start+0x10c>
    }

    if (final_speed > top_speed) {
 80027d8:	ed97 7a02 	vldr	s14, [r7, #8]
 80027dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80027e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e8:	dd01      	ble.n	80027ee <Profile_Start+0x7c>
        final_speed = top_speed;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	60bb      	str	r3, [r7, #8]
    }

    profile->position = 0;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
    profile->final_position = distance;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	621a      	str	r2, [r3, #32]
    profile->target_speed = profile->sign * fabsf(top_speed);
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800280a:	edd7 7a03 	vldr	s15, [r7, #12]
 800280e:	eef0 7ae7 	vabs.f32	s15, s15
 8002812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	edc3 7a06 	vstr	s15, [r3, #24]
    profile->final_speed = profile->sign * fabsf(final_speed);
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800282a:	edd7 7a02 	vldr	s15, [r7, #8]
 800282e:	eef0 7ae7 	vabs.f32	s15, s15
 8002832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	edc3 7a07 	vstr	s15, [r3, #28]
    profile->acceleration = fabsf(acceleration);
 800283c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002840:	eef0 7ae7 	vabs.f32	s15, s15
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	edc3 7a04 	vstr	s15, [r3, #16]
    profile->one_over_acc = (profile->acceleration >= 1) ? (1.0f / profile->acceleration) : 1.0f;
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002850:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285c:	db07      	blt.n	800286e <Profile_Start+0xfc>
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	ed93 7a04 	vldr	s14, [r3, #16]
 8002864:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002868:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800286c:	e001      	b.n	8002872 <Profile_Start+0x100>
 800286e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	edc3 7a05 	vstr	s15, [r3, #20]
    profile->state = PS_ACCELERATING;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2201      	movs	r2, #1
 800287c:	701a      	strb	r2, [r3, #0]
}
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <Profile_Move>:

// Move a profile (blocking call)
void Profile_Move(Profile *profile, float distance, float top_speed, float final_speed, float acceleration) {
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6178      	str	r0, [r7, #20]
 8002890:	ed87 0a04 	vstr	s0, [r7, #16]
 8002894:	edc7 0a03 	vstr	s1, [r7, #12]
 8002898:	ed87 1a02 	vstr	s2, [r7, #8]
 800289c:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Start(profile, distance, top_speed, final_speed, acceleration);
 80028a0:	edd7 1a01 	vldr	s3, [r7, #4]
 80028a4:	ed97 1a02 	vldr	s2, [r7, #8]
 80028a8:	edd7 0a03 	vldr	s1, [r7, #12]
 80028ac:	ed97 0a04 	vldr	s0, [r7, #16]
 80028b0:	6978      	ldr	r0, [r7, #20]
 80028b2:	f7ff ff5e 	bl	8002772 <Profile_Start>
    Profile_WaitUntilFinished(profile);
 80028b6:	6978      	ldr	r0, [r7, #20]
 80028b8:	f000 f804 	bl	80028c4 <Profile_WaitUntilFinished>
}
 80028bc:	bf00      	nop
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <Profile_WaitUntilFinished>:
    profile->speed = profile->target_speed;
    profile->state = PS_FINISHED;
}

// Wait until the profile finishes
void Profile_WaitUntilFinished(Profile *profile) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
    while (profile->state != PS_FINISHED) {
 80028cc:	e002      	b.n	80028d4 <Profile_WaitUntilFinished+0x10>
        HAL_Delay(2);
 80028ce:	2002      	movs	r0, #2
 80028d0:	f002 ffa2 	bl	8005818 <HAL_Delay>
    while (profile->state != PS_FINISHED) {
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d1f7      	bne.n	80028ce <Profile_WaitUntilFinished+0xa>
    }
}
 80028de:	bf00      	nop
 80028e0:	bf00      	nop
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <Profile_GetBrakingDistance>:

// Get the braking distance
float Profile_GetBrakingDistance(const Profile *profile) {
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
    return fabsf(profile->speed * profile->speed - profile->final_speed * profile->final_speed) * 0.5f * profile->one_over_acc;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80028fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	edd3 6a07 	vldr	s13, [r3, #28]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	edd3 7a07 	vldr	s15, [r3, #28]
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002914:	eef0 7ae7 	vabs.f32	s15, s15
 8002918:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800291c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	edd3 7a05 	vldr	s15, [r3, #20]
 8002926:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800292a:	eeb0 0a67 	vmov.f32	s0, s15
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <Profile_GetSpeed>:
float Profile_GetPosition(const Profile *profile) {
    return profile->position;
}

// Get the current speed
float Profile_GetSpeed(const Profile *profile) {
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
    return profile->speed;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	ee07 3a90 	vmov	s15, r3
}
 8002948:	eeb0 0a67 	vmov.f32	s0, s15
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <Profile_GetAcceleration>:

// Get the current acceleration
float Profile_GetAcceleration(const Profile *profile) {
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
    return profile->acceleration;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	ee07 3a90 	vmov	s15, r3
}
 8002966:	eeb0 0a67 	vmov.f32	s0, s15
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <Profile_SetTargetSpeed>:
void Profile_SetSpeed(Profile *profile, float speed) {
    profile->speed = speed;
}

// Set the target speed
void Profile_SetTargetSpeed(Profile *profile, float speed) {
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	ed87 0a00 	vstr	s0, [r7]
    profile->target_speed = speed;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	619a      	str	r2, [r3, #24]
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <Profile_Update>:
void Profile_SetPosition(Profile *profile, float position) {
    profile->position = position;
}

// Update the profile
void Profile_Update(Profile *profile) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
    if (profile->state == PS_IDLE) return;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80b5 	beq.w	8002b12 <Profile_Update+0x17e>

    float delta_v = profile->acceleration * LOOP_INTERVAL;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	ed93 7a04 	vldr	s14, [r3, #16]
 80029ae:	4b5b      	ldr	r3, [pc, #364]	@ (8002b1c <Profile_Update+0x188>)
 80029b0:	edd3 7a00 	vldr	s15, [r3]
 80029b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b8:	edc7 7a03 	vstr	s15, [r7, #12]
    float remaining = fabsf(profile->final_position) - fabsf(profile->position);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	edd3 7a08 	vldr	s15, [r3, #32]
 80029c2:	eeb0 7ae7 	vabs.f32	s14, s15
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80029cc:	eef0 7ae7 	vabs.f32	s15, s15
 80029d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (profile->state == PS_ACCELERATING) {
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d128      	bne.n	8002a34 <Profile_Update+0xa0>
        if (remaining < Profile_GetBrakingDistance(profile)) {
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ff80 	bl	80028e8 <Profile_GetBrakingDistance>
 80029e8:	eeb0 7a40 	vmov.f32	s14, s0
 80029ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80029f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f8:	d51c      	bpl.n	8002a34 <Profile_Update+0xa0>
            profile->state = PS_BRAKING;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2202      	movs	r2, #2
 80029fe:	701a      	strb	r2, [r3, #0]
            profile->target_speed = (profile->final_speed == 0) ? (profile->sign * 5.0f) : profile->final_speed;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a06:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0e:	d10b      	bne.n	8002a28 <Profile_Update+0x94>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a1e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002a22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a26:	e002      	b.n	8002a2e <Profile_Update+0x9a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	edc3 7a06 	vstr	s15, [r3, #24]
        }
    }

    if (profile->speed < profile->target_speed) {
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a48:	d519      	bpl.n	8002a7e <Profile_Update+0xea>
        profile->speed += delta_v;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed > profile->target_speed) profile->speed = profile->target_speed;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	dd28      	ble.n	8002ac6 <Profile_Update+0x132>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	699a      	ldr	r2, [r3, #24]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	605a      	str	r2, [r3, #4]
 8002a7c:	e023      	b.n	8002ac6 <Profile_Update+0x132>
    } else if (profile->speed > profile->target_speed) {
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a92:	dd18      	ble.n	8002ac6 <Profile_Update+0x132>
        profile->speed -= delta_v;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed < profile->target_speed) profile->speed = profile->target_speed;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	ed93 7a01 	vldr	s14, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abc:	d503      	bpl.n	8002ac6 <Profile_Update+0x132>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	605a      	str	r2, [r3, #4]
    }

    profile->position += profile->speed * LOOP_INTERVAL;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	ed93 7a01 	vldr	s14, [r3, #4]
 8002acc:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <Profile_Update+0x188>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	edc3 7a02 	vstr	s15, [r3, #8]

    if (profile->state != PS_FINISHED && remaining < 0.125f) {
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d011      	beq.n	8002b14 <Profile_Update+0x180>
 8002af0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002af4:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8002af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b00:	d508      	bpl.n	8002b14 <Profile_Update+0x180>
        profile->state = PS_FINISHED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2203      	movs	r2, #3
 8002b06:	701a      	strb	r2, [r3, #0]
        profile->target_speed = profile->final_speed;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69da      	ldr	r2, [r3, #28]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	619a      	str	r2, [r3, #24]
 8002b10:	e000      	b.n	8002b14 <Profile_Update+0x180>
    if (profile->state == PS_IDLE) return;
 8002b12:	bf00      	nop
    }

}
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	0800e20c 	.word	0x0800e20c

08002b20 <RAYKHA_ReadRaw>:
/**
 * @brief Read raw values from all sensors
 * @param sensor_values Array to store the raw sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 */
void RAYKHA_ReadRaw(uint16_t *sensor_values)
{
 8002b20:	b590      	push	{r4, r7, lr}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
    // Read each sensor
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002b28:	2300      	movs	r3, #0
 8002b2a:	73fb      	strb	r3, [r7, #15]
 8002b2c:	e00c      	b.n	8002b48 <RAYKHA_ReadRaw+0x28>
    {
        sensor_values[i] = AnalogMux_ReadChannel(RAYKHA_FIRST_MUX_CHANNEL + i);
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	18d4      	adds	r4, r2, r3
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f002 f8d9 	bl	8004cf0 <AnalogMux_ReadChannel>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	8023      	strh	r3, [r4, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	3301      	adds	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	2b09      	cmp	r3, #9
 8002b4c:	d9ef      	bls.n	8002b2e <RAYKHA_ReadRaw+0xe>
    }
}
 8002b4e:	bf00      	nop
 8002b50:	bf00      	nop
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd90      	pop	{r4, r7, pc}

08002b58 <RAYKHA_ReadCalibrated>:
 * @brief Read calibrated values from all sensors
 * @param sensor_values Array to store the calibrated sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 * @param calibration Pointer to calibration data structure
 */
void RAYKHA_ReadCalibrated(uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002b58:	b5b0      	push	{r4, r5, r7, lr}
 8002b5a:	b08a      	sub	sp, #40	@ 0x28
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
    uint16_t raw_values[RAYKHA_NUM_SENSORS];

    // Read raw values
    RAYKHA_ReadRaw(raw_values);
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff ffda 	bl	8002b20 <RAYKHA_ReadRaw>

    // Apply calibration
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	77fb      	strb	r3, [r7, #31]
 8002b70:	e05a      	b.n	8002c28 <RAYKHA_ReadCalibrated+0xd0>
    {
        if (raw_values[i] < calibration->min_values[i])
 8002b72:	7ffb      	ldrb	r3, [r7, #31]
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	3320      	adds	r3, #32
 8002b78:	443b      	add	r3, r7
 8002b7a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002b7e:	7ff9      	ldrb	r1, [r7, #31]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d206      	bcs.n	8002b98 <RAYKHA_ReadCalibrated+0x40>
        {
            sensor_values[i] = 0;
 8002b8a:	7ffb      	ldrb	r3, [r7, #31]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	2200      	movs	r2, #0
 8002b94:	801a      	strh	r2, [r3, #0]
 8002b96:	e044      	b.n	8002c22 <RAYKHA_ReadCalibrated+0xca>
        }
        else if (raw_values[i] > calibration->max_values[i])
 8002b98:	7ffb      	ldrb	r3, [r7, #31]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	3320      	adds	r3, #32
 8002b9e:	443b      	add	r3, r7
 8002ba0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002ba4:	7ffb      	ldrb	r3, [r7, #31]
 8002ba6:	6839      	ldr	r1, [r7, #0]
 8002ba8:	3308      	adds	r3, #8
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	440b      	add	r3, r1
 8002bae:	889b      	ldrh	r3, [r3, #4]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d907      	bls.n	8002bc4 <RAYKHA_ReadCalibrated+0x6c>
        {
            sensor_values[i] = 1000;
 8002bb4:	7ffb      	ldrb	r3, [r7, #31]
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	4413      	add	r3, r2
 8002bbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002bc0:	801a      	strh	r2, [r3, #0]
 8002bc2:	e02e      	b.n	8002c22 <RAYKHA_ReadCalibrated+0xca>
        }
        else
        {
            // Map to 0-1000 range
            sensor_values[i] = map_range(raw_values[i],
 8002bc4:	7ffb      	ldrb	r3, [r7, #31]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	3320      	adds	r3, #32
 8002bca:	443b      	add	r3, r7
 8002bcc:	f833 0c18 	ldrh.w	r0, [r3, #-24]
 8002bd0:	7ffa      	ldrb	r2, [r7, #31]
                                        calibration->min_values[i],
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
            sensor_values[i] = map_range(raw_values[i],
 8002bd8:	7ffb      	ldrb	r3, [r7, #31]
                                        calibration->max_values[i],
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	3308      	adds	r3, #8
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	889d      	ldrh	r5, [r3, #4]
            sensor_values[i] = map_range(raw_values[i],
 8002be4:	7ffb      	ldrb	r3, [r7, #31]
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	18d4      	adds	r4, r2, r3
 8002bec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	462a      	mov	r2, r5
 8002bf6:	f000 f879 	bl	8002cec <map_range>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	8023      	strh	r3, [r4, #0]
                                        0, 1000);

		// Invert if needed (for white line on black background)
		if (calibration->line_type == RAYKHA_LINE_WHITE)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d10c      	bne.n	8002c22 <RAYKHA_ReadCalibrated+0xca>
		{
			sensor_values[i] = 1000 - sensor_values[i];
 8002c08:	7ffb      	ldrb	r3, [r7, #31]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	4413      	add	r3, r2
 8002c10:	881a      	ldrh	r2, [r3, #0]
 8002c12:	7ffb      	ldrb	r3, [r7, #31]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	440b      	add	r3, r1
 8002c1a:	f5c2 727a 	rsb	r2, r2, #1000	@ 0x3e8
 8002c1e:	b292      	uxth	r2, r2
 8002c20:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002c22:	7ffb      	ldrb	r3, [r7, #31]
 8002c24:	3301      	adds	r3, #1
 8002c26:	77fb      	strb	r3, [r7, #31]
 8002c28:	7ffb      	ldrb	r3, [r7, #31]
 8002c2a:	2b09      	cmp	r3, #9
 8002c2c:	d9a1      	bls.n	8002b72 <RAYKHA_ReadCalibrated+0x1a>
		}
        }
    }
}
 8002c2e:	bf00      	nop
 8002c30:	bf00      	nop
 8002c32:	3720      	adds	r7, #32
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bdb0      	pop	{r4, r5, r7, pc}

08002c38 <RAYKHA_GetLinePosition>:
 * @param calibration Pointer to calibration data structure
 * @return Line position (0 to 7000, where 0 is the leftmost sensor and 7000 is the rightmost sensor)
 *         Returns -1 if no line is detected
 */
int32_t RAYKHA_GetLinePosition(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
    uint32_t weighted_sum = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
    uint32_t sum = 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
    uint8_t line_detected = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	73fb      	strb	r3, [r7, #15]

    // Calculate weighted average
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	73bb      	strb	r3, [r7, #14]
 8002c52:	e01c      	b.n	8002c8e <RAYKHA_GetLinePosition+0x56>
    {
        uint16_t value = sensor_values[i];
 8002c54:	7bbb      	ldrb	r3, [r7, #14]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	81bb      	strh	r3, [r7, #12]

        // A value above 200 indicates a line
        if (value > 200)
 8002c60:	89bb      	ldrh	r3, [r7, #12]
 8002c62:	2bc8      	cmp	r3, #200	@ 0xc8
 8002c64:	d901      	bls.n	8002c6a <RAYKHA_GetLinePosition+0x32>
        {
            line_detected = 1;
 8002c66:	2301      	movs	r3, #1
 8002c68:	73fb      	strb	r3, [r7, #15]
        }

        weighted_sum += (uint32_t)value * (i * 1000);
 8002c6a:	89bb      	ldrh	r3, [r7, #12]
 8002c6c:	7bba      	ldrb	r2, [r7, #14]
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c76:	fb02 f303 	mul.w	r3, r2, r3
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
        sum += value;
 8002c80:	89bb      	ldrh	r3, [r7, #12]
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	4413      	add	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002c88:	7bbb      	ldrb	r3, [r7, #14]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	73bb      	strb	r3, [r7, #14]
 8002c8e:	7bbb      	ldrb	r3, [r7, #14]
 8002c90:	2b09      	cmp	r3, #9
 8002c92:	d9df      	bls.n	8002c54 <RAYKHA_GetLinePosition+0x1c>
    }

    // Check if line is detected
    if (!line_detected || sum < 100)
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <RAYKHA_GetLinePosition+0x68>
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b63      	cmp	r3, #99	@ 0x63
 8002c9e:	d802      	bhi.n	8002ca6 <RAYKHA_GetLinePosition+0x6e>
    {
        return -1;
 8002ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca4:	e003      	b.n	8002cae <RAYKHA_GetLinePosition+0x76>
    }

    return weighted_sum / sum;
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	371c      	adds	r7, #28
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <RAYKHA_GetPositionForPID>:
 * @param calibration Pointer to calibration data structure
 * @return Line position centered around 0 (-3500 to 3500)
 *         Returns a large value (9999) if no line is detected
 */
int32_t RAYKHA_GetPositionForPID(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b084      	sub	sp, #16
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
    int32_t position = RAYKHA_GetLinePosition(sensor_values, calibration);
 8002cc4:	6839      	ldr	r1, [r7, #0]
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff ffb6 	bl	8002c38 <RAYKHA_GetLinePosition>
 8002ccc:	60f8      	str	r0, [r7, #12]

    // If no line detected, return a large value
    if (position == -1)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd4:	d102      	bne.n	8002cdc <RAYKHA_GetPositionForPID+0x22>
    {
        return 9999;
 8002cd6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002cda:	e003      	b.n	8002ce4 <RAYKHA_GetPositionForPID+0x2a>
    }

    // Center the position around 0
    // The center of the sensor array is at 3500
    return position - 4500;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f5a3 538c 	sub.w	r3, r3, #4480	@ 0x1180
 8002ce2:	3b14      	subs	r3, #20
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <map_range>:
 * @param out_min Minimum output value
 * @param out_max Maximum output value
 * @return Mapped value
 */
static uint16_t map_range(uint16_t value, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
 8002cec:	b490      	push	{r4, r7}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4623      	mov	r3, r4
 8002cfc:	80fb      	strh	r3, [r7, #6]
 8002cfe:	4603      	mov	r3, r0
 8002d00:	80bb      	strh	r3, [r7, #4]
 8002d02:	460b      	mov	r3, r1
 8002d04:	807b      	strh	r3, [r7, #2]
 8002d06:	4613      	mov	r3, r2
 8002d08:	803b      	strh	r3, [r7, #0]
    // Check for division by zero
    if (in_max <= in_min) return out_min;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	88bb      	ldrh	r3, [r7, #4]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d801      	bhi.n	8002d16 <map_range+0x2a>
 8002d12:	883b      	ldrh	r3, [r7, #0]
 8002d14:	e01d      	b.n	8002d52 <map_range+0x66>

    // Map the value
    int32_t result = (int32_t)(value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	88bb      	ldrh	r3, [r7, #4]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	8b39      	ldrh	r1, [r7, #24]
 8002d1e:	883a      	ldrh	r2, [r7, #0]
 8002d20:	1a8a      	subs	r2, r1, r2
 8002d22:	fb03 f202 	mul.w	r2, r3, r2
 8002d26:	8879      	ldrh	r1, [r7, #2]
 8002d28:	88bb      	ldrh	r3, [r7, #4]
 8002d2a:	1acb      	subs	r3, r1, r3
 8002d2c:	fb92 f2f3 	sdiv	r2, r2, r3
 8002d30:	883b      	ldrh	r3, [r7, #0]
 8002d32:	4413      	add	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]

    // Constrain the result
    if (result < out_min) result = out_min;
 8002d36:	883b      	ldrh	r3, [r7, #0]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	da01      	bge.n	8002d42 <map_range+0x56>
 8002d3e:	883b      	ldrh	r3, [r7, #0]
 8002d40:	60fb      	str	r3, [r7, #12]
    if (result > out_max) result = out_max;
 8002d42:	8b3b      	ldrh	r3, [r7, #24]
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	dd01      	ble.n	8002d4e <map_range+0x62>
 8002d4a:	8b3b      	ldrh	r3, [r7, #24]
 8002d4c:	60fb      	str	r3, [r7, #12]

    return (uint16_t)result;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	b29b      	uxth	r3, r3
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc90      	pop	{r4, r7}
 8002d5a:	4770      	bx	lr

08002d5c <GetLineColor>:
//	}
//	return WHITE;
//}


Color GetLineColor(uint8_t column, uint8_t row){
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	460a      	mov	r2, r1
 8002d66:	71fb      	strb	r3, [r7, #7]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	71bb      	strb	r3, [r7, #6]
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	f008 f90f 	bl	800af90 <TCS3472_SelectSensor>
	TCS3472_GetRGBC(&r_line, &g_line, &b_line, &c_line);
 8002d72:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <GetLineColor+0x4c>)
 8002d74:	4a0d      	ldr	r2, [pc, #52]	@ (8002dac <GetLineColor+0x50>)
 8002d76:	490e      	ldr	r1, [pc, #56]	@ (8002db0 <GetLineColor+0x54>)
 8002d78:	480e      	ldr	r0, [pc, #56]	@ (8002db4 <GetLineColor+0x58>)
 8002d7a:	f008 f91d 	bl	800afb8 <TCS3472_GetRGBC>
	line_color = TCS3472_DetectLineColor(r_line, g_line, b_line, c_line);
 8002d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002db4 <GetLineColor+0x58>)
 8002d80:	8818      	ldrh	r0, [r3, #0]
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <GetLineColor+0x54>)
 8002d84:	8819      	ldrh	r1, [r3, #0]
 8002d86:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <GetLineColor+0x50>)
 8002d88:	881a      	ldrh	r2, [r3, #0]
 8002d8a:	4b07      	ldr	r3, [pc, #28]	@ (8002da8 <GetLineColor+0x4c>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	f008 f943 	bl	800b018 <TCS3472_DetectLineColor>
 8002d92:	4603      	mov	r3, r0
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <GetLineColor+0x5c>)
 8002d98:	701a      	strb	r2, [r3, #0]
	return line_color;
 8002d9a:	4b07      	ldr	r3, [pc, #28]	@ (8002db8 <GetLineColor+0x5c>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000dd2 	.word	0x20000dd2
 8002dac:	20000dd0 	.word	0x20000dd0
 8002db0:	20000dce 	.word	0x20000dce
 8002db4:	20000dcc 	.word	0x20000dcc
 8002db8:	20000ddc 	.word	0x20000ddc

08002dbc <GetBallColor>:
//	}
//	return WHITE;
//}


Color GetBallColor(){
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	/* Get RGB and Clear values from object sensor */
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 8002dc0:	2002      	movs	r0, #2
 8002dc2:	f008 f8e5 	bl	800af90 <TCS3472_SelectSensor>
	TCS3472_GetRGBC(&r_obj, &g_obj, &b_obj, &c_obj);
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <GetBallColor+0x3c>)
 8002dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8002dfc <GetBallColor+0x40>)
 8002dca:	490d      	ldr	r1, [pc, #52]	@ (8002e00 <GetBallColor+0x44>)
 8002dcc:	480d      	ldr	r0, [pc, #52]	@ (8002e04 <GetBallColor+0x48>)
 8002dce:	f008 f8f3 	bl	800afb8 <TCS3472_GetRGBC>
	object_color = TCS3472_DetectObjectColor(r_obj, g_obj, b_obj, c_obj);
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <GetBallColor+0x48>)
 8002dd4:	8818      	ldrh	r0, [r3, #0]
 8002dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e00 <GetBallColor+0x44>)
 8002dd8:	8819      	ldrh	r1, [r3, #0]
 8002dda:	4b08      	ldr	r3, [pc, #32]	@ (8002dfc <GetBallColor+0x40>)
 8002ddc:	881a      	ldrh	r2, [r3, #0]
 8002dde:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <GetBallColor+0x3c>)
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	f008 f9d7 	bl	800b194 <TCS3472_DetectObjectColor>
 8002de6:	4603      	mov	r3, r0
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b07      	ldr	r3, [pc, #28]	@ (8002e08 <GetBallColor+0x4c>)
 8002dec:	701a      	strb	r2, [r3, #0]
	return object_color;
 8002dee:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <GetBallColor+0x4c>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20000dda 	.word	0x20000dda
 8002dfc:	20000dd8 	.word	0x20000dd8
 8002e00:	20000dd6 	.word	0x20000dd6
 8002e04:	20000dd4 	.word	0x20000dd4
 8002e08:	20000ddd 	.word	0x20000ddd

08002e0c <Robot_LineFollowUntillJunction>:




//------------------------------------------------------------------------------//
JunctionType Robot_LineFollowUntillJunction(){
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8002e10:	2007      	movs	r0, #7
 8002e12:	f000 fc03 	bl	800361c <set_steering_mode>
	Motion_StartMove(&motion, 1500, LINE_FOLLOW_SPEED, LINE_FOLLOW_SPEED, LINE_FOLLOW_ACCELERATION);
 8002e16:	4b1a      	ldr	r3, [pc, #104]	@ (8002e80 <Robot_LineFollowUntillJunction+0x74>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	ee07 3a90 	vmov	s15, r3
 8002e1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e22:	4b17      	ldr	r3, [pc, #92]	@ (8002e80 <Robot_LineFollowUntillJunction+0x74>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	ee07 3a10 	vmov	s14, r3
 8002e2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <Robot_LineFollowUntillJunction+0x78>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	ee06 3a90 	vmov	s13, r3
 8002e36:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002e3a:	eef0 1a66 	vmov.f32	s3, s13
 8002e3e:	eeb0 1a47 	vmov.f32	s2, s14
 8002e42:	eef0 0a67 	vmov.f32	s1, s15
 8002e46:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8002e88 <Robot_LineFollowUntillJunction+0x7c>
 8002e4a:	4810      	ldr	r0, [pc, #64]	@ (8002e8c <Robot_LineFollowUntillJunction+0x80>)
 8002e4c:	f7ff fabd 	bl	80023ca <Motion_StartMove>
	junction = STRAIGHT_LINE;
 8002e50:	4b0f      	ldr	r3, [pc, #60]	@ (8002e90 <Robot_LineFollowUntillJunction+0x84>)
 8002e52:	2204      	movs	r2, #4
 8002e54:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != STRAIGHT_LINE){
 8002e56:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <Robot_LineFollowUntillJunction+0x84>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d100      	bne.n	8002e60 <Robot_LineFollowUntillJunction+0x54>
 8002e5e:	e7fa      	b.n	8002e56 <Robot_LineFollowUntillJunction+0x4a>
			break;
 8002e60:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 8002e62:	2003      	movs	r0, #3
 8002e64:	f000 fbda 	bl	800361c <set_steering_mode>
	Motion_StopAfter(&motion, 55);
 8002e68:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8002e94 <Robot_LineFollowUntillJunction+0x88>
 8002e6c:	4807      	ldr	r0, [pc, #28]	@ (8002e8c <Robot_LineFollowUntillJunction+0x80>)
 8002e6e:	f7ff fb47 	bl	8002500 <Motion_StopAfter>
	Motion_ResetDriveSystem(&motion);
 8002e72:	4806      	ldr	r0, [pc, #24]	@ (8002e8c <Robot_LineFollowUntillJunction+0x80>)
 8002e74:	f7ff fa51 	bl	800231a <Motion_ResetDriveSystem>
	return junction;
 8002e78:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <Robot_LineFollowUntillJunction+0x84>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]

}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	0800e240 	.word	0x0800e240
 8002e84:	0800e244 	.word	0x0800e244
 8002e88:	44bb8000 	.word	0x44bb8000
 8002e8c:	20000628 	.word	0x20000628
 8002e90:	20000750 	.word	0x20000750
 8002e94:	425c0000 	.word	0x425c0000

08002e98 <Robot_LineFollowUntillJunctionAndNotStop>:
JunctionType Robot_LineFollowUntillJunctionAndNotStop(){
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8002e9c:	2007      	movs	r0, #7
 8002e9e:	f000 fbbd 	bl	800361c <set_steering_mode>
	Motion_StartMove(&motion, 1500, LINE_FOLLOW_SPEED, LINE_FOLLOW_SPEED, LINE_FOLLOW_ACCELERATION);
 8002ea2:	4b19      	ldr	r3, [pc, #100]	@ (8002f08 <Robot_LineFollowUntillJunctionAndNotStop+0x70>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	ee07 3a90 	vmov	s15, r3
 8002eaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eae:	4b16      	ldr	r3, [pc, #88]	@ (8002f08 <Robot_LineFollowUntillJunctionAndNotStop+0x70>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	ee07 3a10 	vmov	s14, r3
 8002eb6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002eba:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <Robot_LineFollowUntillJunctionAndNotStop+0x74>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	ee06 3a90 	vmov	s13, r3
 8002ec2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002ec6:	eef0 1a66 	vmov.f32	s3, s13
 8002eca:	eeb0 1a47 	vmov.f32	s2, s14
 8002ece:	eef0 0a67 	vmov.f32	s1, s15
 8002ed2:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8002f10 <Robot_LineFollowUntillJunctionAndNotStop+0x78>
 8002ed6:	480f      	ldr	r0, [pc, #60]	@ (8002f14 <Robot_LineFollowUntillJunctionAndNotStop+0x7c>)
 8002ed8:	f7ff fa77 	bl	80023ca <Motion_StartMove>
	junction = STRAIGHT_LINE;
 8002edc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f18 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 8002ede:	2204      	movs	r2, #4
 8002ee0:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != STRAIGHT_LINE){
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d100      	bne.n	8002eec <Robot_LineFollowUntillJunctionAndNotStop+0x54>
 8002eea:	e7fa      	b.n	8002ee2 <Robot_LineFollowUntillJunctionAndNotStop+0x4a>
			break;
 8002eec:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 8002eee:	2003      	movs	r0, #3
 8002ef0:	f000 fb94 	bl	800361c <set_steering_mode>
	//Motion_StopAfter(&motion, 45);
	Motion_SwitchToNextMotionAfter(&motion, 45);
 8002ef4:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002f1c <Robot_LineFollowUntillJunctionAndNotStop+0x84>
 8002ef8:	4806      	ldr	r0, [pc, #24]	@ (8002f14 <Robot_LineFollowUntillJunctionAndNotStop+0x7c>)
 8002efa:	f7ff fb2d 	bl	8002558 <Motion_SwitchToNextMotionAfter>

	//Motion_ResetDriveSystem(&motion);
	return junction;
 8002efe:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 8002f00:	781b      	ldrb	r3, [r3, #0]

}
 8002f02:	4618      	mov	r0, r3
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	0800e240 	.word	0x0800e240
 8002f0c:	0800e244 	.word	0x0800e244
 8002f10:	44bb8000 	.word	0x44bb8000
 8002f14:	20000628 	.word	0x20000628
 8002f18:	20000750 	.word	0x20000750
 8002f1c:	42340000 	.word	0x42340000

08002f20 <Robot_FollowLineGivenDistance>:


void Robot_FollowLineGivenDistance(int distnace){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8002f28:	2007      	movs	r0, #7
 8002f2a:	f000 fb77 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, 0    , FORWARD_ACCELERATION_1);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	ee07 3a90 	vmov	s15, r3
 8002f34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f38:	4b10      	ldr	r3, [pc, #64]	@ (8002f7c <Robot_FollowLineGivenDistance+0x5c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	ee07 3a10 	vmov	s14, r3
 8002f40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002f44:	4b0e      	ldr	r3, [pc, #56]	@ (8002f80 <Robot_FollowLineGivenDistance+0x60>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	ee06 3a90 	vmov	s13, r3
 8002f4c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002f50:	eef0 1a66 	vmov.f32	s3, s13
 8002f54:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 8002f84 <Robot_FollowLineGivenDistance+0x64>
 8002f58:	eef0 0a47 	vmov.f32	s1, s14
 8002f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f60:	4809      	ldr	r0, [pc, #36]	@ (8002f88 <Robot_FollowLineGivenDistance+0x68>)
 8002f62:	f7ff fa4f 	bl	8002404 <Motion_Move>
	//Motion_ResetDriveSystem(&motion);
	set_steering_mode(STEERING_OFF);
 8002f66:	2003      	movs	r0, #3
 8002f68:	f000 fb58 	bl	800361c <set_steering_mode>
	Motion_ResetDriveSystem(&motion);
 8002f6c:	4806      	ldr	r0, [pc, #24]	@ (8002f88 <Robot_FollowLineGivenDistance+0x68>)
 8002f6e:	f7ff f9d4 	bl	800231a <Motion_ResetDriveSystem>
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	0800e248 	.word	0x0800e248
 8002f80:	0800e24c 	.word	0x0800e24c
 8002f84:	00000000 	.word	0x00000000
 8002f88:	20000628 	.word	0x20000628

08002f8c <Robot_FollowLineGivenDistanceandNotStop>:

void Robot_FollowLineGivenDistanceandNotStop(int distnace){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8002f94:	2007      	movs	r0, #7
 8002f96:	f000 fb41 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, FORWARD_SPEED_1    , FORWARD_ACCELERATION_1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	ee07 3a90 	vmov	s15, r3
 8002fa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fa4:	4b10      	ldr	r3, [pc, #64]	@ (8002fe8 <Robot_FollowLineGivenDistanceandNotStop+0x5c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	ee07 3a10 	vmov	s14, r3
 8002fac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <Robot_FollowLineGivenDistanceandNotStop+0x5c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	ee06 3a90 	vmov	s13, r3
 8002fb8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <Robot_FollowLineGivenDistanceandNotStop+0x60>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	ee06 3a10 	vmov	s12, r3
 8002fc4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8002fc8:	eef0 1a46 	vmov.f32	s3, s12
 8002fcc:	eeb0 1a66 	vmov.f32	s2, s13
 8002fd0:	eef0 0a47 	vmov.f32	s1, s14
 8002fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8002fd8:	4805      	ldr	r0, [pc, #20]	@ (8002ff0 <Robot_FollowLineGivenDistanceandNotStop+0x64>)
 8002fda:	f7ff fa13 	bl	8002404 <Motion_Move>
	//Motion_ResetDriveSystem(&motion);
	//set_steering_mode(STEERING_OFF);
	//Motion_ResetDriveSystem(&motion);
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	0800e248 	.word	0x0800e248
 8002fec:	0800e24c 	.word	0x0800e24c
 8002ff0:	20000628 	.word	0x20000628

08002ff4 <Robot_MoveForwardUntillLine>:

JunctionType Robot_MoveForwardUntillLine(){
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_OFF_READLINE);
 8002ff8:	2004      	movs	r0, #4
 8002ffa:	f000 fb0f 	bl	800361c <set_steering_mode>
	Motion_StartMove(&motion, 1500, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8002ffe:	4b17      	ldr	r3, [pc, #92]	@ (800305c <Robot_MoveForwardUntillLine+0x68>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	ee07 3a90 	vmov	s15, r3
 8003006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800300a:	4b15      	ldr	r3, [pc, #84]	@ (8003060 <Robot_MoveForwardUntillLine+0x6c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	ee07 3a10 	vmov	s14, r3
 8003012:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003016:	eef0 1a47 	vmov.f32	s3, s14
 800301a:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 8003064 <Robot_MoveForwardUntillLine+0x70>
 800301e:	eef0 0a67 	vmov.f32	s1, s15
 8003022:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8003068 <Robot_MoveForwardUntillLine+0x74>
 8003026:	4811      	ldr	r0, [pc, #68]	@ (800306c <Robot_MoveForwardUntillLine+0x78>)
 8003028:	f7ff f9cf 	bl	80023ca <Motion_StartMove>
	junction = NO_LINE;
 800302c:	4b10      	ldr	r3, [pc, #64]	@ (8003070 <Robot_MoveForwardUntillLine+0x7c>)
 800302e:	2200      	movs	r2, #0
 8003030:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != NO_LINE){
 8003032:	4b0f      	ldr	r3, [pc, #60]	@ (8003070 <Robot_MoveForwardUntillLine+0x7c>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d100      	bne.n	800303c <Robot_MoveForwardUntillLine+0x48>
 800303a:	e7fa      	b.n	8003032 <Robot_MoveForwardUntillLine+0x3e>
			break;
 800303c:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 800303e:	2003      	movs	r0, #3
 8003040:	f000 faec 	bl	800361c <set_steering_mode>
	Motion_StopAfter(&motion, 60);
 8003044:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8003074 <Robot_MoveForwardUntillLine+0x80>
 8003048:	4808      	ldr	r0, [pc, #32]	@ (800306c <Robot_MoveForwardUntillLine+0x78>)
 800304a:	f7ff fa59 	bl	8002500 <Motion_StopAfter>
	Motion_ResetDriveSystem(&motion);
 800304e:	4807      	ldr	r0, [pc, #28]	@ (800306c <Robot_MoveForwardUntillLine+0x78>)
 8003050:	f7ff f963 	bl	800231a <Motion_ResetDriveSystem>
	return junction;
 8003054:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <Robot_MoveForwardUntillLine+0x7c>)
 8003056:	781b      	ldrb	r3, [r3, #0]
}
 8003058:	4618      	mov	r0, r3
 800305a:	bd80      	pop	{r7, pc}
 800305c:	0800e248 	.word	0x0800e248
 8003060:	0800e24c 	.word	0x0800e24c
 8003064:	00000000 	.word	0x00000000
 8003068:	44bb8000 	.word	0x44bb8000
 800306c:	20000628 	.word	0x20000628
 8003070:	20000750 	.word	0x20000750
 8003074:	42700000 	.word	0x42700000

08003078 <Robot_MoveForwardGivenDistance>:

void Robot_MoveForwardGivenDistance(int distnace){
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 8003080:	2003      	movs	r0, #3
 8003082:	f000 facb 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	ee07 3a90 	vmov	s15, r3
 800308c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003090:	4b0e      	ldr	r3, [pc, #56]	@ (80030cc <Robot_MoveForwardGivenDistance+0x54>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	ee07 3a10 	vmov	s14, r3
 8003098:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800309c:	4b0c      	ldr	r3, [pc, #48]	@ (80030d0 <Robot_MoveForwardGivenDistance+0x58>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	ee06 3a90 	vmov	s13, r3
 80030a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80030a8:	eef0 1a66 	vmov.f32	s3, s13
 80030ac:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 80030d4 <Robot_MoveForwardGivenDistance+0x5c>
 80030b0:	eef0 0a47 	vmov.f32	s1, s14
 80030b4:	eeb0 0a67 	vmov.f32	s0, s15
 80030b8:	4807      	ldr	r0, [pc, #28]	@ (80030d8 <Robot_MoveForwardGivenDistance+0x60>)
 80030ba:	f7ff f9a3 	bl	8002404 <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 80030be:	4806      	ldr	r0, [pc, #24]	@ (80030d8 <Robot_MoveForwardGivenDistance+0x60>)
 80030c0:	f7ff f92b 	bl	800231a <Motion_ResetDriveSystem>
}
 80030c4:	bf00      	nop
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	0800e248 	.word	0x0800e248
 80030d0:	0800e24c 	.word	0x0800e24c
 80030d4:	00000000 	.word	0x00000000
 80030d8:	20000628 	.word	0x20000628

080030dc <Robot_MoveReverseGivenDistanceSLOW>:

void Robot_MoveReverseGivenDistanceSLOW(int distnace){
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 80030e4:	2003      	movs	r0, #3
 80030e6:	f000 fa99 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, -1 * distnace, FORWARD_SPEED_2, 0, FORWARD_ACCELERATION_2);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	425b      	negs	r3, r3
 80030ee:	ee07 3a90 	vmov	s15, r3
 80030f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <Robot_MoveReverseGivenDistanceSLOW+0x58>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	ee07 3a10 	vmov	s14, r3
 80030fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003102:	4b0d      	ldr	r3, [pc, #52]	@ (8003138 <Robot_MoveReverseGivenDistanceSLOW+0x5c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	ee06 3a90 	vmov	s13, r3
 800310a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800310e:	eef0 1a66 	vmov.f32	s3, s13
 8003112:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 800313c <Robot_MoveReverseGivenDistanceSLOW+0x60>
 8003116:	eef0 0a47 	vmov.f32	s1, s14
 800311a:	eeb0 0a67 	vmov.f32	s0, s15
 800311e:	4808      	ldr	r0, [pc, #32]	@ (8003140 <Robot_MoveReverseGivenDistanceSLOW+0x64>)
 8003120:	f7ff f970 	bl	8002404 <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 8003124:	4806      	ldr	r0, [pc, #24]	@ (8003140 <Robot_MoveReverseGivenDistanceSLOW+0x64>)
 8003126:	f7ff f8f8 	bl	800231a <Motion_ResetDriveSystem>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	0800e250 	.word	0x0800e250
 8003138:	0800e254 	.word	0x0800e254
 800313c:	00000000 	.word	0x00000000
 8003140:	20000628 	.word	0x20000628

08003144 <Robot_MoveForwardGivenDistanceSLOW>:

void Robot_MoveForwardGivenDistanceSLOW(int distnace){
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 800314c:	2003      	movs	r0, #3
 800314e:	f000 fa65 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, 1 * distnace, FORWARD_SPEED_2, 0, FORWARD_ACCELERATION_2);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	ee07 3a90 	vmov	s15, r3
 8003158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800315c:	4b0e      	ldr	r3, [pc, #56]	@ (8003198 <Robot_MoveForwardGivenDistanceSLOW+0x54>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	ee07 3a10 	vmov	s14, r3
 8003164:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <Robot_MoveForwardGivenDistanceSLOW+0x58>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	ee06 3a90 	vmov	s13, r3
 8003170:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003174:	eef0 1a66 	vmov.f32	s3, s13
 8003178:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 80031a0 <Robot_MoveForwardGivenDistanceSLOW+0x5c>
 800317c:	eef0 0a47 	vmov.f32	s1, s14
 8003180:	eeb0 0a67 	vmov.f32	s0, s15
 8003184:	4807      	ldr	r0, [pc, #28]	@ (80031a4 <Robot_MoveForwardGivenDistanceSLOW+0x60>)
 8003186:	f7ff f93d 	bl	8002404 <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 800318a:	4806      	ldr	r0, [pc, #24]	@ (80031a4 <Robot_MoveForwardGivenDistanceSLOW+0x60>)
 800318c:	f7ff f8c5 	bl	800231a <Motion_ResetDriveSystem>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	0800e250 	.word	0x0800e250
 800319c:	0800e254 	.word	0x0800e254
 80031a0:	00000000 	.word	0x00000000
 80031a4:	20000628 	.word	0x20000628

080031a8 <Robot_MoveReverseGivenDistance>:

void Robot_MoveReverseGivenDistance(int distnace){
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 80031b0:	2003      	movs	r0, #3
 80031b2:	f000 fa33 	bl	800361c <set_steering_mode>
	Motion_Move(&motion, -1 * distnace, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	425b      	negs	r3, r3
 80031ba:	ee07 3a90 	vmov	s15, r3
 80031be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003200 <Robot_MoveReverseGivenDistance+0x58>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	ee07 3a10 	vmov	s14, r3
 80031ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80031ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <Robot_MoveReverseGivenDistance+0x5c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	ee06 3a90 	vmov	s13, r3
 80031d6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80031da:	eef0 1a66 	vmov.f32	s3, s13
 80031de:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8003208 <Robot_MoveReverseGivenDistance+0x60>
 80031e2:	eef0 0a47 	vmov.f32	s1, s14
 80031e6:	eeb0 0a67 	vmov.f32	s0, s15
 80031ea:	4808      	ldr	r0, [pc, #32]	@ (800320c <Robot_MoveReverseGivenDistance+0x64>)
 80031ec:	f7ff f90a 	bl	8002404 <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 80031f0:	4806      	ldr	r0, [pc, #24]	@ (800320c <Robot_MoveReverseGivenDistance+0x64>)
 80031f2:	f7ff f892 	bl	800231a <Motion_ResetDriveSystem>
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	0800e248 	.word	0x0800e248
 8003204:	0800e24c 	.word	0x0800e24c
 8003208:	00000000 	.word	0x00000000
 800320c:	20000628 	.word	0x20000628

08003210 <Robot_TurnRight90Inplace>:

void Robot_TurnRight90Inplace(){
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 8003214:	4b0f      	ldr	r3, [pc, #60]	@ (8003254 <Robot_TurnRight90Inplace+0x44>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f002 fafd 	bl	8005818 <HAL_Delay>
	Motion_SpinTurn(&motion, -88.5, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 800321e:	4b0e      	ldr	r3, [pc, #56]	@ (8003258 <Robot_TurnRight90Inplace+0x48>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	ee07 3a90 	vmov	s15, r3
 8003226:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800322a:	4b0c      	ldr	r3, [pc, #48]	@ (800325c <Robot_TurnRight90Inplace+0x4c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	ee07 3a10 	vmov	s14, r3
 8003232:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003236:	eeb0 1a47 	vmov.f32	s2, s14
 800323a:	eef0 0a67 	vmov.f32	s1, s15
 800323e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003260 <Robot_TurnRight90Inplace+0x50>
 8003242:	4808      	ldr	r0, [pc, #32]	@ (8003264 <Robot_TurnRight90Inplace+0x54>)
 8003244:	f7ff f92c 	bl	80024a0 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003248:	4806      	ldr	r0, [pc, #24]	@ (8003264 <Robot_TurnRight90Inplace+0x54>)
 800324a:	f7ff f866 	bl	800231a <Motion_ResetDriveSystem>
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	0800e268 	.word	0x0800e268
 8003258:	0800e258 	.word	0x0800e258
 800325c:	0800e25c 	.word	0x0800e25c
 8003260:	c2b10000 	.word	0xc2b10000
 8003264:	20000628 	.word	0x20000628

08003268 <robot_TurnRight180Inplace>:

void robot_TurnRight180Inplace(){
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 800326c:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <robot_TurnRight180Inplace+0x44>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f002 fad1 	bl	8005818 <HAL_Delay>
	Motion_SpinTurn(&motion, -180, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003276:	4b0e      	ldr	r3, [pc, #56]	@ (80032b0 <robot_TurnRight180Inplace+0x48>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003282:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <robot_TurnRight180Inplace+0x4c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	ee07 3a10 	vmov	s14, r3
 800328a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800328e:	eeb0 1a47 	vmov.f32	s2, s14
 8003292:	eef0 0a67 	vmov.f32	s1, s15
 8003296:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80032b8 <robot_TurnRight180Inplace+0x50>
 800329a:	4808      	ldr	r0, [pc, #32]	@ (80032bc <robot_TurnRight180Inplace+0x54>)
 800329c:	f7ff f900 	bl	80024a0 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 80032a0:	4806      	ldr	r0, [pc, #24]	@ (80032bc <robot_TurnRight180Inplace+0x54>)
 80032a2:	f7ff f83a 	bl	800231a <Motion_ResetDriveSystem>
}
 80032a6:	bf00      	nop
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	0800e268 	.word	0x0800e268
 80032b0:	0800e258 	.word	0x0800e258
 80032b4:	0800e25c 	.word	0x0800e25c
 80032b8:	c3340000 	.word	0xc3340000
 80032bc:	20000628 	.word	0x20000628

080032c0 <Robot_TurnRightInplace>:

void Robot_TurnRightInplace(float angle){
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_Delay(MOTION_DELAY);
 80032ca:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <Robot_TurnRightInplace+0x54>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f002 faa2 	bl	8005818 <HAL_Delay>
	Motion_SpinTurn(&motion, -1 * angle, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 80032d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80032d8:	eef1 7a67 	vneg.f32	s15, s15
 80032dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003318 <Robot_TurnRightInplace+0x58>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	ee07 3a10 	vmov	s14, r3
 80032e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80032e8:	4b0c      	ldr	r3, [pc, #48]	@ (800331c <Robot_TurnRightInplace+0x5c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	ee06 3a90 	vmov	s13, r3
 80032f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80032f4:	eeb0 1a66 	vmov.f32	s2, s13
 80032f8:	eef0 0a47 	vmov.f32	s1, s14
 80032fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003300:	4807      	ldr	r0, [pc, #28]	@ (8003320 <Robot_TurnRightInplace+0x60>)
 8003302:	f7ff f8cd 	bl	80024a0 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003306:	4806      	ldr	r0, [pc, #24]	@ (8003320 <Robot_TurnRightInplace+0x60>)
 8003308:	f7ff f807 	bl	800231a <Motion_ResetDriveSystem>
}
 800330c:	bf00      	nop
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	0800e268 	.word	0x0800e268
 8003318:	0800e258 	.word	0x0800e258
 800331c:	0800e25c 	.word	0x0800e25c
 8003320:	20000628 	.word	0x20000628

08003324 <Robot_TurnLeft90Inplace>:

void Robot_TurnLeft90Inplace(){
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 8003328:	4b11      	ldr	r3, [pc, #68]	@ (8003370 <Robot_TurnLeft90Inplace+0x4c>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f002 fa73 	bl	8005818 <HAL_Delay>
	Motion_SpinTurn(&motion, 86, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003332:	4b10      	ldr	r3, [pc, #64]	@ (8003374 <Robot_TurnLeft90Inplace+0x50>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <Robot_TurnLeft90Inplace+0x54>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	ee07 3a10 	vmov	s14, r3
 8003346:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800334a:	eeb0 1a47 	vmov.f32	s2, s14
 800334e:	eef0 0a67 	vmov.f32	s1, s15
 8003352:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800337c <Robot_TurnLeft90Inplace+0x58>
 8003356:	480a      	ldr	r0, [pc, #40]	@ (8003380 <Robot_TurnLeft90Inplace+0x5c>)
 8003358:	f7ff f8a2 	bl	80024a0 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 800335c:	4808      	ldr	r0, [pc, #32]	@ (8003380 <Robot_TurnLeft90Inplace+0x5c>)
 800335e:	f7fe ffdc 	bl	800231a <Motion_ResetDriveSystem>
	HAL_Delay(MOTION_DELAY);
 8003362:	4b03      	ldr	r3, [pc, #12]	@ (8003370 <Robot_TurnLeft90Inplace+0x4c>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f002 fa56 	bl	8005818 <HAL_Delay>
}
 800336c:	bf00      	nop
 800336e:	bd80      	pop	{r7, pc}
 8003370:	0800e268 	.word	0x0800e268
 8003374:	0800e258 	.word	0x0800e258
 8003378:	0800e25c 	.word	0x0800e25c
 800337c:	42ac0000 	.word	0x42ac0000
 8003380:	20000628 	.word	0x20000628

08003384 <Robot_moveForwardUntillFrontWall>:
	Motion_ResetDriveSystem(&motion);
	HAL_Delay(MOTION_DELAY);
}


float Robot_moveForwardUntillFrontWall(){
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
	 set_steering_mode(STEERING_OFF_READIR);
 800338a:	2005      	movs	r0, #5
 800338c:	f000 f946 	bl	800361c <set_steering_mode>
	    Motion_StartMove(&motion, 1500, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003390:	4b19      	ldr	r3, [pc, #100]	@ (80033f8 <Robot_moveForwardUntillFrontWall+0x74>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	ee07 3a90 	vmov	s15, r3
 8003398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800339c:	4b17      	ldr	r3, [pc, #92]	@ (80033fc <Robot_moveForwardUntillFrontWall+0x78>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	ee07 3a10 	vmov	s14, r3
 80033a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80033a8:	eef0 1a47 	vmov.f32	s3, s14
 80033ac:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 8003400 <Robot_moveForwardUntillFrontWall+0x7c>
 80033b0:	eef0 0a67 	vmov.f32	s1, s15
 80033b4:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8003404 <Robot_moveForwardUntillFrontWall+0x80>
 80033b8:	4813      	ldr	r0, [pc, #76]	@ (8003408 <Robot_moveForwardUntillFrontWall+0x84>)
 80033ba:	f7ff f806 	bl	80023ca <Motion_StartMove>
	    while(!see_front_wall){
 80033be:	bf00      	nop
 80033c0:	4b12      	ldr	r3, [pc, #72]	@ (800340c <Robot_moveForwardUntillFrontWall+0x88>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0fa      	beq.n	80033c0 <Robot_moveForwardUntillFrontWall+0x3c>
		}
	    Motion_StopAfter(&motion, 50);
 80033ca:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8003410 <Robot_moveForwardUntillFrontWall+0x8c>
 80033ce:	480e      	ldr	r0, [pc, #56]	@ (8003408 <Robot_moveForwardUntillFrontWall+0x84>)
 80033d0:	f7ff f896 	bl	8002500 <Motion_StopAfter>
		set_steering_mode(STEERING_OFF);
 80033d4:	2003      	movs	r0, #3
 80033d6:	f000 f921 	bl	800361c <set_steering_mode>
		float distance = robot_distance();
 80033da:	f7fe fa83 	bl	80018e4 <robot_distance>
 80033de:	ed87 0a01 	vstr	s0, [r7, #4]
		Motion_ResetDriveSystem(&motion);
 80033e2:	4809      	ldr	r0, [pc, #36]	@ (8003408 <Robot_moveForwardUntillFrontWall+0x84>)
 80033e4:	f7fe ff99 	bl	800231a <Motion_ResetDriveSystem>

		return distance;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	ee07 3a90 	vmov	s15, r3
}
 80033ee:	eeb0 0a67 	vmov.f32	s0, s15
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	0800e248 	.word	0x0800e248
 80033fc:	0800e24c 	.word	0x0800e24c
 8003400:	00000000 	.word	0x00000000
 8003404:	44bb8000 	.word	0x44bb8000
 8003408:	20000628 	.word	0x20000628
 800340c:	20000734 	.word	0x20000734
 8003410:	42480000 	.word	0x42480000

08003414 <Robot_adjust_using_front_wall>:


void Robot_adjust_using_front_wall(){
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_FRONT_WALL);
 8003418:	2006      	movs	r0, #6
 800341a:	f000 f8ff 	bl	800361c <set_steering_mode>
	NonBlockingDelay(2000);
 800341e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003422:	f001 f8cb 	bl	80045bc <NonBlockingDelay>
	while(!IsDelayComplete()){
 8003426:	bf00      	nop
 8003428:	f001 f8da 	bl	80045e0 <IsDelayComplete>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0fa      	beq.n	8003428 <Robot_adjust_using_front_wall+0x14>

	}

	set_steering_mode(STEERING_OFF);
 8003432:	2003      	movs	r0, #3
 8003434:	f000 f8f2 	bl	800361c <set_steering_mode>
	Motion_ResetDriveSystem(&motion);
 8003438:	4802      	ldr	r0, [pc, #8]	@ (8003444 <Robot_adjust_using_front_wall+0x30>)
 800343a:	f7fe ff6e 	bl	800231a <Motion_ResetDriveSystem>
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20000628 	.word	0x20000628

08003448 <DetectJunction>:
/**
 * Detects junctions during line following
 * @return JunctionType enum value indicating the type of junction detected
 */
int numberOfSensorsOnWhite = 0;
JunctionType DetectJunction() {
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
	numberOfSensorsOnWhite = 0;
 800344e:	4b23      	ldr	r3, [pc, #140]	@ (80034dc <DetectJunction+0x94>)
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	e00e      	b.n	8003478 <DetectJunction+0x30>
		if(sensor_values[i] > LINE_THRESHOLD){
 800345a:	4a21      	ldr	r2, [pc, #132]	@ (80034e0 <DetectJunction+0x98>)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003462:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8003466:	d904      	bls.n	8003472 <DetectJunction+0x2a>
			numberOfSensorsOnWhite++;
 8003468:	4b1c      	ldr	r3, [pc, #112]	@ (80034dc <DetectJunction+0x94>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	3301      	adds	r3, #1
 800346e:	4a1b      	ldr	r2, [pc, #108]	@ (80034dc <DetectJunction+0x94>)
 8003470:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	3301      	adds	r3, #1
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b09      	cmp	r3, #9
 800347c:	dded      	ble.n	800345a <DetectJunction+0x12>
		}
	}

	int leftSensorValue = sensor_values[0];
 800347e:	4b18      	ldr	r3, [pc, #96]	@ (80034e0 <DetectJunction+0x98>)
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	60bb      	str	r3, [r7, #8]
	int rightSensorValue = sensor_values[RAYKHA_NUM_SENSORS - 1];
 8003484:	4b16      	ldr	r3, [pc, #88]	@ (80034e0 <DetectJunction+0x98>)
 8003486:	8a5b      	ldrh	r3, [r3, #18]
 8003488:	607b      	str	r3, [r7, #4]

	if(numberOfSensorsOnWhite > SENSORS_ON_LINE_FOR_JUNCTION_CHECK){
 800348a:	4b14      	ldr	r3, [pc, #80]	@ (80034dc <DetectJunction+0x94>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b05      	cmp	r3, #5
 8003490:	dd17      	ble.n	80034c2 <DetectJunction+0x7a>
		if (leftSensorValue > LINE_THRESHOLD && rightSensorValue > LINE_THRESHOLD){
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8003498:	dd05      	ble.n	80034a6 <DetectJunction+0x5e>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80034a0:	dd01      	ble.n	80034a6 <DetectJunction+0x5e>
			return T_JUNCTION;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e014      	b.n	80034d0 <DetectJunction+0x88>
		}
		else if (leftSensorValue > LINE_THRESHOLD){
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80034ac:	dd01      	ble.n	80034b2 <DetectJunction+0x6a>
			return LEFT_JUNCTION;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e00e      	b.n	80034d0 <DetectJunction+0x88>
		}
		else if (rightSensorValue > LINE_THRESHOLD){
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80034b8:	dd01      	ble.n	80034be <DetectJunction+0x76>
			return RIGHT_JUNCTION;
 80034ba:	2302      	movs	r3, #2
 80034bc:	e008      	b.n	80034d0 <DetectJunction+0x88>
		}
		else{
			return STRAIGHT_LINE;
 80034be:	2304      	movs	r3, #4
 80034c0:	e006      	b.n	80034d0 <DetectJunction+0x88>
		}
	}
	else if(numberOfSensorsOnWhite == 0){
 80034c2:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <DetectJunction+0x94>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <DetectJunction+0x86>
		return NO_LINE;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e000      	b.n	80034d0 <DetectJunction+0x88>
	}
	else{
		return STRAIGHT_LINE;
 80034ce:	2304      	movs	r3, #4
	}
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	2000075c 	.word	0x2000075c
 80034e0:	20000738 	.word	0x20000738

080034e4 <get_steering_feedback>:
	rfs.raw = 0;
	rrs.raw = 0;
}


float get_steering_feedback() {
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  return m_steering_adjustment;
 80034e8:	4b04      	ldr	r3, [pc, #16]	@ (80034fc <get_steering_feedback+0x18>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	ee07 3a90 	vmov	s15, r3
}
 80034f0:	eeb0 0a67 	vmov.f32	s0, s15
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	20000708 	.word	0x20000708

08003500 <CalculateSteeringAdjustment>:
float pTerm;
float dTerm;


/* Calculate steering adjustment */
float CalculateSteeringAdjustment() {
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
	if (g_steering_mode == STEERING_FRONT_WALL) {
 8003506:	4b39      	ldr	r3, [pc, #228]	@ (80035ec <CalculateSteeringAdjustment+0xec>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b06      	cmp	r3, #6
 800350e:	d11b      	bne.n	8003548 <CalculateSteeringAdjustment+0x48>
		pTerm = STEERING_FRONT_KP * m_cross_track_error;
 8003510:	4b37      	ldr	r3, [pc, #220]	@ (80035f0 <CalculateSteeringAdjustment+0xf0>)
 8003512:	ed93 7a00 	vldr	s14, [r3]
 8003516:	4b37      	ldr	r3, [pc, #220]	@ (80035f4 <CalculateSteeringAdjustment+0xf4>)
 8003518:	edd3 7a00 	vldr	s15, [r3]
 800351c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003520:	4b35      	ldr	r3, [pc, #212]	@ (80035f8 <CalculateSteeringAdjustment+0xf8>)
 8003522:	edc3 7a00 	vstr	s15, [r3]
		dTerm = STEERING_FRONT_KD * (m_cross_track_error - m_last_steering_error);
 8003526:	4b33      	ldr	r3, [pc, #204]	@ (80035f4 <CalculateSteeringAdjustment+0xf4>)
 8003528:	ed93 7a00 	vldr	s14, [r3]
 800352c:	4b33      	ldr	r3, [pc, #204]	@ (80035fc <CalculateSteeringAdjustment+0xfc>)
 800352e:	edd3 7a00 	vldr	s15, [r3]
 8003532:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003536:	4b32      	ldr	r3, [pc, #200]	@ (8003600 <CalculateSteeringAdjustment+0x100>)
 8003538:	edd3 7a00 	vldr	s15, [r3]
 800353c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003540:	4b30      	ldr	r3, [pc, #192]	@ (8003604 <CalculateSteeringAdjustment+0x104>)
 8003542:	edc3 7a00 	vstr	s15, [r3]
 8003546:	e01a      	b.n	800357e <CalculateSteeringAdjustment+0x7e>
	} else {
		pTerm = STEERING_KP * m_cross_track_error;
 8003548:	4b2f      	ldr	r3, [pc, #188]	@ (8003608 <CalculateSteeringAdjustment+0x108>)
 800354a:	ed93 7a00 	vldr	s14, [r3]
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <CalculateSteeringAdjustment+0xf4>)
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003558:	4b27      	ldr	r3, [pc, #156]	@ (80035f8 <CalculateSteeringAdjustment+0xf8>)
 800355a:	edc3 7a00 	vstr	s15, [r3]
		dTerm = STEERING_KD * (m_cross_track_error - m_last_steering_error);
 800355e:	4b25      	ldr	r3, [pc, #148]	@ (80035f4 <CalculateSteeringAdjustment+0xf4>)
 8003560:	ed93 7a00 	vldr	s14, [r3]
 8003564:	4b25      	ldr	r3, [pc, #148]	@ (80035fc <CalculateSteeringAdjustment+0xfc>)
 8003566:	edd3 7a00 	vldr	s15, [r3]
 800356a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800356e:	4b27      	ldr	r3, [pc, #156]	@ (800360c <CalculateSteeringAdjustment+0x10c>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003578:	4b22      	ldr	r3, [pc, #136]	@ (8003604 <CalculateSteeringAdjustment+0x104>)
 800357a:	edc3 7a00 	vstr	s15, [r3]
	}

//    float pTerm = STEERING_KP * m_cross_track_error;
//    float dTerm = STEERING_KD * (m_cross_track_error - m_last_steering_error);
    float adjustment = pTerm + dTerm * LOOP_FREQUENCY;
 800357e:	4b21      	ldr	r3, [pc, #132]	@ (8003604 <CalculateSteeringAdjustment+0x104>)
 8003580:	ed93 7a00 	vldr	s14, [r3]
 8003584:	4b22      	ldr	r3, [pc, #136]	@ (8003610 <CalculateSteeringAdjustment+0x110>)
 8003586:	edd3 7a00 	vldr	s15, [r3]
 800358a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800358e:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <CalculateSteeringAdjustment+0xf8>)
 8003590:	edd3 7a00 	vldr	s15, [r3]
 8003594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003598:	edc7 7a01 	vstr	s15, [r7, #4]
    adjustment = fminf(fmaxf(adjustment, -STEERING_ADJUST_LIMIT), STEERING_ADJUST_LIMIT);
 800359c:	4b1d      	ldr	r3, [pc, #116]	@ (8003614 <CalculateSteeringAdjustment+0x114>)
 800359e:	edd3 7a00 	vldr	s15, [r3]
 80035a2:	eef1 7a67 	vneg.f32	s15, s15
 80035a6:	eef0 0a67 	vmov.f32	s1, s15
 80035aa:	ed97 0a01 	vldr	s0, [r7, #4]
 80035ae:	f00a fd35 	bl	800e01c <fmaxf>
 80035b2:	eeb0 7a40 	vmov.f32	s14, s0
 80035b6:	4b17      	ldr	r3, [pc, #92]	@ (8003614 <CalculateSteeringAdjustment+0x114>)
 80035b8:	edd3 7a00 	vldr	s15, [r3]
 80035bc:	eef0 0a67 	vmov.f32	s1, s15
 80035c0:	eeb0 0a47 	vmov.f32	s0, s14
 80035c4:	f00a fd47 	bl	800e056 <fminf>
 80035c8:	ed87 0a01 	vstr	s0, [r7, #4]
    m_last_steering_error = m_cross_track_error;
 80035cc:	4b09      	ldr	r3, [pc, #36]	@ (80035f4 <CalculateSteeringAdjustment+0xf4>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a0a      	ldr	r2, [pc, #40]	@ (80035fc <CalculateSteeringAdjustment+0xfc>)
 80035d2:	6013      	str	r3, [r2, #0]
    m_steering_adjustment = adjustment;
 80035d4:	4a10      	ldr	r2, [pc, #64]	@ (8003618 <CalculateSteeringAdjustment+0x118>)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6013      	str	r3, [r2, #0]
    return adjustment;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	ee07 3a90 	vmov	s15, r3
}
 80035e0:	eeb0 0a67 	vmov.f32	s0, s15
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000060 	.word	0x20000060
 80035f0:	0800e234 	.word	0x0800e234
 80035f4:	20000704 	.word	0x20000704
 80035f8:	20000760 	.word	0x20000760
 80035fc:	20000700 	.word	0x20000700
 8003600:	0800e238 	.word	0x0800e238
 8003604:	20000764 	.word	0x20000764
 8003608:	0800e22c 	.word	0x0800e22c
 800360c:	0800e230 	.word	0x0800e230
 8003610:	0800e208 	.word	0x0800e208
 8003614:	0800e23c 	.word	0x0800e23c
 8003618:	20000708 	.word	0x20000708

0800361c <set_steering_mode>:

void set_steering_mode(uint8_t mode){
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
	m_last_steering_error = m_cross_track_error;
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <set_steering_mode+0x2c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a08      	ldr	r2, [pc, #32]	@ (800364c <set_steering_mode+0x30>)
 800362c:	6013      	str	r3, [r2, #0]
	m_steering_adjustment = 0;
 800362e:	4b08      	ldr	r3, [pc, #32]	@ (8003650 <set_steering_mode+0x34>)
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	601a      	str	r2, [r3, #0]
	g_steering_mode = mode;
 8003636:	4a07      	ldr	r2, [pc, #28]	@ (8003654 <set_steering_mode+0x38>)
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	7013      	strb	r3, [r2, #0]
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	20000704 	.word	0x20000704
 800364c:	20000700 	.word	0x20000700
 8003650:	20000708 	.word	0x20000708
 8003654:	20000060 	.word	0x20000060

08003658 <Sensors_Update>:




/* Update sensor readings and calculate cross-track error */
void Sensors_Update() {
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
    // Read ADC values for all sensor channels
	error = 0;
 800365c:	4b3c      	ldr	r3, [pc, #240]	@ (8003750 <Sensors_Update+0xf8>)
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]

	if(g_steering_mode == STEERING_CENTER_LINE_FOLLOW){
 8003662:	4b3c      	ldr	r3, [pc, #240]	@ (8003754 <Sensors_Update+0xfc>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b07      	cmp	r3, #7
 800366a:	d115      	bne.n	8003698 <Sensors_Update+0x40>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 800366c:	493a      	ldr	r1, [pc, #232]	@ (8003758 <Sensors_Update+0x100>)
 800366e:	483b      	ldr	r0, [pc, #236]	@ (800375c <Sensors_Update+0x104>)
 8003670:	f7ff fa72 	bl	8002b58 <RAYKHA_ReadCalibrated>

		/* Get position for PID controller (centered around 0) */
		line_position = RAYKHA_GetPositionForPID(sensor_values, &raykha_calibration);
 8003674:	4938      	ldr	r1, [pc, #224]	@ (8003758 <Sensors_Update+0x100>)
 8003676:	4839      	ldr	r0, [pc, #228]	@ (800375c <Sensors_Update+0x104>)
 8003678:	f7ff fb1f 	bl	8002cba <RAYKHA_GetPositionForPID>
 800367c:	4603      	mov	r3, r0
 800367e:	4a38      	ldr	r2, [pc, #224]	@ (8003760 <Sensors_Update+0x108>)
 8003680:	6013      	str	r3, [r2, #0]

		error = line_position;
 8003682:	4b37      	ldr	r3, [pc, #220]	@ (8003760 <Sensors_Update+0x108>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a32      	ldr	r2, [pc, #200]	@ (8003750 <Sensors_Update+0xf8>)
 8003688:	6013      	str	r3, [r2, #0]

		junction = DetectJunction();
 800368a:	f7ff fedd 	bl	8003448 <DetectJunction>
 800368e:	4603      	mov	r3, r0
 8003690:	461a      	mov	r2, r3
 8003692:	4b34      	ldr	r3, [pc, #208]	@ (8003764 <Sensors_Update+0x10c>)
 8003694:	701a      	strb	r2, [r3, #0]
 8003696:	e04e      	b.n	8003736 <Sensors_Update+0xde>

	}
	else if(g_steering_mode == STEERING_OFF_READLINE){
 8003698:	4b2e      	ldr	r3, [pc, #184]	@ (8003754 <Sensors_Update+0xfc>)
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d111      	bne.n	80036c6 <Sensors_Update+0x6e>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 80036a2:	492d      	ldr	r1, [pc, #180]	@ (8003758 <Sensors_Update+0x100>)
 80036a4:	482d      	ldr	r0, [pc, #180]	@ (800375c <Sensors_Update+0x104>)
 80036a6:	f7ff fa57 	bl	8002b58 <RAYKHA_ReadCalibrated>
		line_position = RAYKHA_GetPositionForPID(sensor_values, &raykha_calibration);
 80036aa:	492b      	ldr	r1, [pc, #172]	@ (8003758 <Sensors_Update+0x100>)
 80036ac:	482b      	ldr	r0, [pc, #172]	@ (800375c <Sensors_Update+0x104>)
 80036ae:	f7ff fb04 	bl	8002cba <RAYKHA_GetPositionForPID>
 80036b2:	4603      	mov	r3, r0
 80036b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003760 <Sensors_Update+0x108>)
 80036b6:	6013      	str	r3, [r2, #0]
		junction = DetectJunction();
 80036b8:	f7ff fec6 	bl	8003448 <DetectJunction>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	4b28      	ldr	r3, [pc, #160]	@ (8003764 <Sensors_Update+0x10c>)
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	e037      	b.n	8003736 <Sensors_Update+0xde>
	}
	else if(g_steering_mode == STEER_LEFT_WALL){
 80036c6:	4b23      	ldr	r3, [pc, #140]	@ (8003754 <Sensors_Update+0xfc>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d11c      	bne.n	800370a <Sensors_Update+0xb2>
		RangeAllIRSensors();
 80036d0:	f000 f858 	bl	8003784 <RangeAllIRSensors>
		// Calculate the wall angle using the difference between front and rear sensors
		//wall_angle = lfs.value - lrs.value;

		// Calculate distance error - how far we are from the desired distance to wall
		//distance_error = SIDE_NOMINAL - left_wall_avg;
		distance_error = SIDE_NOMINAL - lrs.value;
 80036d4:	4b24      	ldr	r3, [pc, #144]	@ (8003768 <Sensors_Update+0x110>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4b24      	ldr	r3, [pc, #144]	@ (800376c <Sensors_Update+0x114>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	4a24      	ldr	r2, [pc, #144]	@ (8003770 <Sensors_Update+0x118>)
 80036e0:	6013      	str	r3, [r2, #0]

		// Combine both angle and distance for proportional control
		// Adjust weights as needed based on testing
		//error = 25 * (distance_error + (wall_angle * WALL_ANGLE_WEIGHT));
		error = 3.5 * distance_error;
 80036e2:	4b23      	ldr	r3, [pc, #140]	@ (8003770 <Sensors_Update+0x118>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fc ff3c 	bl	8000564 <__aeabi_i2d>
 80036ec:	f04f 0200 	mov.w	r2, #0
 80036f0:	4b20      	ldr	r3, [pc, #128]	@ (8003774 <Sensors_Update+0x11c>)
 80036f2:	f7fc ffa1 	bl	8000638 <__aeabi_dmul>
 80036f6:	4602      	mov	r2, r0
 80036f8:	460b      	mov	r3, r1
 80036fa:	4610      	mov	r0, r2
 80036fc:	4619      	mov	r1, r3
 80036fe:	f7fd fa4b 	bl	8000b98 <__aeabi_d2iz>
 8003702:	4603      	mov	r3, r0
 8003704:	4a12      	ldr	r2, [pc, #72]	@ (8003750 <Sensors_Update+0xf8>)
 8003706:	6013      	str	r3, [r2, #0]
 8003708:	e015      	b.n	8003736 <Sensors_Update+0xde>



    }
    else if(g_steering_mode == STEERING_FRONT_WALL){
 800370a:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <Sensors_Update+0xfc>)
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b06      	cmp	r3, #6
 8003712:	d109      	bne.n	8003728 <Sensors_Update+0xd0>
    	RangeAllIRSensors();
 8003714:	f000 f836 	bl	8003784 <RangeAllIRSensors>

		error = lfs.value - rfs.value;
 8003718:	4b17      	ldr	r3, [pc, #92]	@ (8003778 <Sensors_Update+0x120>)
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	4b17      	ldr	r3, [pc, #92]	@ (800377c <Sensors_Update+0x124>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	4a0b      	ldr	r2, [pc, #44]	@ (8003750 <Sensors_Update+0xf8>)
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e006      	b.n	8003736 <Sensors_Update+0xde>
    }
    else if(g_steering_mode == STEERING_OFF_READIR){
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <Sensors_Update+0xfc>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b05      	cmp	r3, #5
 8003730:	d101      	bne.n	8003736 <Sensors_Update+0xde>
    	RangeAllIRSensors();
 8003732:	f000 f827 	bl	8003784 <RangeAllIRSensors>

//    if (see_front_wall) {
//        error = 0;  // Ignore steering near front walls
//    }

    m_cross_track_error = error;
 8003736:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <Sensors_Update+0xf8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	ee07 3a90 	vmov	s15, r3
 800373e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003742:	4b0f      	ldr	r3, [pc, #60]	@ (8003780 <Sensors_Update+0x128>)
 8003744:	edc3 7a00 	vstr	s15, [r3]
    CalculateSteeringAdjustment();
 8003748:	f7ff feda 	bl	8003500 <CalculateSteeringAdjustment>
    //send_sensor_data();
}
 800374c:	bf00      	nop
 800374e:	bd80      	pop	{r7, pc}
 8003750:	20000754 	.word	0x20000754
 8003754:	20000060 	.word	0x20000060
 8003758:	200005fc 	.word	0x200005fc
 800375c:	20000738 	.word	0x20000738
 8003760:	2000074c 	.word	0x2000074c
 8003764:	20000750 	.word	0x20000750
 8003768:	0800e260 	.word	0x0800e260
 800376c:	20000714 	.word	0x20000714
 8003770:	20000758 	.word	0x20000758
 8003774:	400c0000 	.word	0x400c0000
 8003778:	2000070c 	.word	0x2000070c
 800377c:	20000724 	.word	0x20000724
 8003780:	20000704 	.word	0x20000704

08003784 <RangeAllIRSensors>:


void RangeAllIRSensors(void){
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
	analogReadIRs();
 8003788:	f7fe f8e2 	bl	8001950 <analogReadIRs>

	lfs.raw = readRawIR(IR_LEFT_BACK);
 800378c:	2002      	movs	r0, #2
 800378e:	f7fe f8fd 	bl	800198c <readRawIR>
 8003792:	4603      	mov	r3, r0
 8003794:	461a      	mov	r2, r3
 8003796:	4b66      	ldr	r3, [pc, #408]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 8003798:	801a      	strh	r2, [r3, #0]
	lrs.raw = readRawIR(IR_LEFT_FORWARD);
 800379a:	2001      	movs	r0, #1
 800379c:	f7fe f8f6 	bl	800198c <readRawIR>
 80037a0:	4603      	mov	r3, r0
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b63      	ldr	r3, [pc, #396]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 80037a6:	801a      	strh	r2, [r3, #0]

	fs.raw = readRawIR(IR_FRONT);
 80037a8:	2000      	movs	r0, #0
 80037aa:	f7fe f8ef 	bl	800198c <readRawIR>
 80037ae:	4603      	mov	r3, r0
 80037b0:	461a      	mov	r2, r3
 80037b2:	4b61      	ldr	r3, [pc, #388]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 80037b4:	801a      	strh	r2, [r3, #0]

	rfs.raw = readRawIR(IR_RIGHT_FORWARD);
 80037b6:	2004      	movs	r0, #4
 80037b8:	f7fe f8e8 	bl	800198c <readRawIR>
 80037bc:	4603      	mov	r3, r0
 80037be:	461a      	mov	r2, r3
 80037c0:	4b5e      	ldr	r3, [pc, #376]	@ (800393c <RangeAllIRSensors+0x1b8>)
 80037c2:	801a      	strh	r2, [r3, #0]
	rrs.raw = readRawIR(IR_RIGHT_BACK);
 80037c4:	2003      	movs	r0, #3
 80037c6:	f7fe f8e1 	bl	800198c <readRawIR>
 80037ca:	4603      	mov	r3, r0
 80037cc:	461a      	mov	r2, r3
 80037ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 80037d0:	801a      	strh	r2, [r3, #0]


	if(lfs.raw < 400)lfs.raw = 400;
 80037d2:	4b57      	ldr	r3, [pc, #348]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 80037d4:	881b      	ldrh	r3, [r3, #0]
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80037dc:	d203      	bcs.n	80037e6 <RangeAllIRSensors+0x62>
 80037de:	4b54      	ldr	r3, [pc, #336]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 80037e0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80037e4:	801a      	strh	r2, [r3, #0]
	if(lrs.raw < 300)lrs.raw = 300;
 80037e6:	4b53      	ldr	r3, [pc, #332]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 80037e8:	881b      	ldrh	r3, [r3, #0]
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80037f0:	d203      	bcs.n	80037fa <RangeAllIRSensors+0x76>
 80037f2:	4b50      	ldr	r3, [pc, #320]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 80037f4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80037f8:	801a      	strh	r2, [r3, #0]

	if(fs.raw < 400)fs.raw = 400;
 80037fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	b29b      	uxth	r3, r3
 8003800:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8003804:	d203      	bcs.n	800380e <RangeAllIRSensors+0x8a>
 8003806:	4b4c      	ldr	r3, [pc, #304]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 8003808:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800380c:	801a      	strh	r2, [r3, #0]

	if(rfs.raw < 350)rfs.raw = 350;
 800380e:	4b4b      	ldr	r3, [pc, #300]	@ (800393c <RangeAllIRSensors+0x1b8>)
 8003810:	881b      	ldrh	r3, [r3, #0]
 8003812:	b29b      	uxth	r3, r3
 8003814:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8003818:	d203      	bcs.n	8003822 <RangeAllIRSensors+0x9e>
 800381a:	4b48      	ldr	r3, [pc, #288]	@ (800393c <RangeAllIRSensors+0x1b8>)
 800381c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8003820:	801a      	strh	r2, [r3, #0]
	if(rrs.raw < 200)rrs.raw = 200;
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 8003824:	881b      	ldrh	r3, [r3, #0]
 8003826:	b29b      	uxth	r3, r3
 8003828:	2bc7      	cmp	r3, #199	@ 0xc7
 800382a:	d802      	bhi.n	8003832 <RangeAllIRSensors+0xae>
 800382c:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 800382e:	22c8      	movs	r2, #200	@ 0xc8
 8003830:	801a      	strh	r2, [r3, #0]


	lfs.value = getIRDistance(IR_LEFT_FORWARD, lfs.raw);
 8003832:	4b3f      	ldr	r3, [pc, #252]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 8003834:	881b      	ldrh	r3, [r3, #0]
 8003836:	b29b      	uxth	r3, r3
 8003838:	4619      	mov	r1, r3
 800383a:	2001      	movs	r0, #1
 800383c:	f7fe f8d6 	bl	80019ec <getIRDistance>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	4b3a      	ldr	r3, [pc, #232]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 8003846:	605a      	str	r2, [r3, #4]
	lrs.value = getIRDistance(IR_LEFT_BACK, lrs.raw);
 8003848:	4b3a      	ldr	r3, [pc, #232]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	b29b      	uxth	r3, r3
 800384e:	4619      	mov	r1, r3
 8003850:	2002      	movs	r0, #2
 8003852:	f7fe f8cb 	bl	80019ec <getIRDistance>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	4b36      	ldr	r3, [pc, #216]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 800385c:	605a      	str	r2, [r3, #4]

	fs.value = getIRDistance(IR_FRONT, fs.raw);
 800385e:	4b36      	ldr	r3, [pc, #216]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	b29b      	uxth	r3, r3
 8003864:	4619      	mov	r1, r3
 8003866:	2000      	movs	r0, #0
 8003868:	f7fe f8c0 	bl	80019ec <getIRDistance>
 800386c:	4603      	mov	r3, r0
 800386e:	461a      	mov	r2, r3
 8003870:	4b31      	ldr	r3, [pc, #196]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 8003872:	605a      	str	r2, [r3, #4]

	rfs.value = getIRDistance(IR_RIGHT_FORWARD, rfs.raw);
 8003874:	4b31      	ldr	r3, [pc, #196]	@ (800393c <RangeAllIRSensors+0x1b8>)
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	b29b      	uxth	r3, r3
 800387a:	4619      	mov	r1, r3
 800387c:	2004      	movs	r0, #4
 800387e:	f7fe f8b5 	bl	80019ec <getIRDistance>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	4b2d      	ldr	r3, [pc, #180]	@ (800393c <RangeAllIRSensors+0x1b8>)
 8003888:	605a      	str	r2, [r3, #4]
	rrs.value = getIRDistance(IR_RIGHT_BACK, rrs.raw);
 800388a:	4b2d      	ldr	r3, [pc, #180]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 800388c:	881b      	ldrh	r3, [r3, #0]
 800388e:	b29b      	uxth	r3, r3
 8003890:	4619      	mov	r1, r3
 8003892:	2003      	movs	r0, #3
 8003894:	f7fe f8aa 	bl	80019ec <getIRDistance>
 8003898:	4603      	mov	r3, r0
 800389a:	461a      	mov	r2, r3
 800389c:	4b28      	ldr	r3, [pc, #160]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 800389e:	605a      	str	r2, [r3, #4]

	left_wall_avg = 0.5 * (lfs.value + lrs.value);
 80038a0:	4b23      	ldr	r3, [pc, #140]	@ (8003930 <RangeAllIRSensors+0x1ac>)
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4b23      	ldr	r3, [pc, #140]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	4413      	add	r3, r2
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fc fe5a 	bl	8000564 <__aeabi_i2d>
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	4b23      	ldr	r3, [pc, #140]	@ (8003944 <RangeAllIRSensors+0x1c0>)
 80038b6:	f7fc febf 	bl	8000638 <__aeabi_dmul>
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	4610      	mov	r0, r2
 80038c0:	4619      	mov	r1, r3
 80038c2:	f7fd f991 	bl	8000be8 <__aeabi_d2uiz>
 80038c6:	4603      	mov	r3, r0
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003948 <RangeAllIRSensors+0x1c4>)
 80038cc:	701a      	strb	r2, [r3, #0]
	right_wall_avg = 0.5 * (rfs.value + rrs.value);
 80038ce:	4b1b      	ldr	r3, [pc, #108]	@ (800393c <RangeAllIRSensors+0x1b8>)
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <RangeAllIRSensors+0x1bc>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4413      	add	r3, r2
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fe43 	bl	8000564 <__aeabi_i2d>
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	4b18      	ldr	r3, [pc, #96]	@ (8003944 <RangeAllIRSensors+0x1c0>)
 80038e4:	f7fc fea8 	bl	8000638 <__aeabi_dmul>
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	4610      	mov	r0, r2
 80038ee:	4619      	mov	r1, r3
 80038f0:	f7fd f97a 	bl	8000be8 <__aeabi_d2uiz>
 80038f4:	4603      	mov	r3, r0
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	4b14      	ldr	r3, [pc, #80]	@ (800394c <RangeAllIRSensors+0x1c8>)
 80038fa:	701a      	strb	r2, [r3, #0]

//	see_left_wall = (left_wall_avg < LEFT_THRESHOLD);
//	see_right_wall = (right_wall_avg < RIGHT_THRESHOLD);
	see_front_wall = (fs.value < FRONT_THRESHOLD);
 80038fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003938 <RangeAllIRSensors+0x1b4>)
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	4b13      	ldr	r3, [pc, #76]	@ (8003950 <RangeAllIRSensors+0x1cc>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	bfb4      	ite	lt
 8003908:	2301      	movlt	r3, #1
 800390a:	2300      	movge	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <RangeAllIRSensors+0x1d0>)
 8003912:	701a      	strb	r2, [r3, #0]
	see_box = (lrs.value < BOX_THRESHOLD);
 8003914:	4b07      	ldr	r3, [pc, #28]	@ (8003934 <RangeAllIRSensors+0x1b0>)
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	4b0f      	ldr	r3, [pc, #60]	@ (8003958 <RangeAllIRSensors+0x1d4>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	bfb4      	ite	lt
 8003920:	2301      	movlt	r3, #1
 8003922:	2300      	movge	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	461a      	mov	r2, r3
 8003928:	4b0c      	ldr	r3, [pc, #48]	@ (800395c <RangeAllIRSensors+0x1d8>)
 800392a:	701a      	strb	r2, [r3, #0]
}
 800392c:	bf00      	nop
 800392e:	bd80      	pop	{r7, pc}
 8003930:	2000070c 	.word	0x2000070c
 8003934:	20000714 	.word	0x20000714
 8003938:	2000071c 	.word	0x2000071c
 800393c:	20000724 	.word	0x20000724
 8003940:	2000072c 	.word	0x2000072c
 8003944:	3fe00000 	.word	0x3fe00000
 8003948:	20000735 	.word	0x20000735
 800394c:	20000736 	.word	0x20000736
 8003950:	0800e264 	.word	0x0800e264
 8003954:	20000734 	.word	0x20000734
 8003958:	0800e270 	.word	0x0800e270
 800395c:	20000737 	.word	0x20000737

08003960 <Servo_Init>:
  * @brief  Initialize the servo control system
  * @param  frequency: PWM frequency for the servos (typically 50Hz)
  * @retval None
  */
void Servo_Init(uint16_t frequency)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	80fb      	strh	r3, [r7, #6]
    if (isInitialized)
 800396a:	4b0c      	ldr	r3, [pc, #48]	@ (800399c <Servo_Init+0x3c>)
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d110      	bne.n	8003994 <Servo_Init+0x34>
        return;

    // Initialize PCA9685 with the specified frequency
    PCA9685_Init(frequency);
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	4618      	mov	r0, r3
 8003976:	f001 fa57 	bl	8004e28 <PCA9685_Init>

    // Clear the servo array
    memset(servos, 0, sizeof(servos));
 800397a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800397e:	2100      	movs	r1, #0
 8003980:	4807      	ldr	r0, [pc, #28]	@ (80039a0 <Servo_Init+0x40>)
 8003982:	f008 fa6c 	bl	800be5e <memset>
    servoCount = 0;
 8003986:	4b07      	ldr	r3, [pc, #28]	@ (80039a4 <Servo_Init+0x44>)
 8003988:	2200      	movs	r2, #0
 800398a:	701a      	strb	r2, [r3, #0]
    isInitialized = 1;
 800398c:	4b03      	ldr	r3, [pc, #12]	@ (800399c <Servo_Init+0x3c>)
 800398e:	2201      	movs	r2, #1
 8003990:	701a      	strb	r2, [r3, #0]
 8003992:	e000      	b.n	8003996 <Servo_Init+0x36>
        return;
 8003994:	bf00      	nop
}
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	200009a9 	.word	0x200009a9
 80039a0:	20000768 	.word	0x20000768
 80039a4:	200009a8 	.word	0x200009a8

080039a8 <Servo_Register>:
  * @param  minAngle: Minimum angle limit (0-180)
  * @param  maxAngle: Maximum angle limit (0-180)
  * @retval int: Servo ID (0 to MAX_SERVOS-1) or -1 if error
  */
int Servo_Register(uint8_t channel, const char* name, float minAngle, float maxAngle, float init_angle)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b088      	sub	sp, #32
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	6139      	str	r1, [r7, #16]
 80039b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80039b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80039ba:	ed87 1a01 	vstr	s2, [r7, #4]
 80039be:	75fb      	strb	r3, [r7, #23]
    // Check if initialized
    if (!isInitialized)
 80039c0:	4b69      	ldr	r3, [pc, #420]	@ (8003b68 <Servo_Register+0x1c0>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d102      	bne.n	80039ce <Servo_Register+0x26>
        return -1;
 80039c8:	f04f 33ff 	mov.w	r3, #4294967295
 80039cc:	e0c7      	b.n	8003b5e <Servo_Register+0x1b6>

    // Check if we've reached maximum servo count
    if (servoCount >= MAX_SERVOS)
 80039ce:	4b67      	ldr	r3, [pc, #412]	@ (8003b6c <Servo_Register+0x1c4>)
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b0f      	cmp	r3, #15
 80039d4:	d902      	bls.n	80039dc <Servo_Register+0x34>
        return -1;
 80039d6:	f04f 33ff 	mov.w	r3, #4294967295
 80039da:	e0c0      	b.n	8003b5e <Servo_Register+0x1b6>

    // Check if channel is valid
    if (channel >= MAX_SERVOS)
 80039dc:	7dfb      	ldrb	r3, [r7, #23]
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	d902      	bls.n	80039e8 <Servo_Register+0x40>
        return -1;
 80039e2:	f04f 33ff 	mov.w	r3, #4294967295
 80039e6:	e0ba      	b.n	8003b5e <Servo_Register+0x1b6>

    // Check if the channel is already in use
    for (int i = 0; i < servoCount; i++) {
 80039e8:	2300      	movs	r3, #0
 80039ea:	61fb      	str	r3, [r7, #28]
 80039ec:	e01b      	b.n	8003a26 <Servo_Register+0x7e>
        if (servos[i].initialized && servos[i].channel == channel)
 80039ee:	4960      	ldr	r1, [pc, #384]	@ (8003b70 <Servo_Register+0x1c8>)
 80039f0:	69fa      	ldr	r2, [r7, #28]
 80039f2:	4613      	mov	r3, r2
 80039f4:	00db      	lsls	r3, r3, #3
 80039f6:	4413      	add	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	440b      	add	r3, r1
 80039fc:	3310      	adds	r3, #16
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <Servo_Register+0x78>
 8003a04:	495a      	ldr	r1, [pc, #360]	@ (8003b70 <Servo_Register+0x1c8>)
 8003a06:	69fa      	ldr	r2, [r7, #28]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4413      	add	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	7dfa      	ldrb	r2, [r7, #23]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d102      	bne.n	8003a20 <Servo_Register+0x78>
            return -1;
 8003a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1e:	e09e      	b.n	8003b5e <Servo_Register+0x1b6>
    for (int i = 0; i < servoCount; i++) {
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	3301      	adds	r3, #1
 8003a24:	61fb      	str	r3, [r7, #28]
 8003a26:	4b51      	ldr	r3, [pc, #324]	@ (8003b6c <Servo_Register+0x1c4>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	dbdd      	blt.n	80039ee <Servo_Register+0x46>
    }

    // Validate angle limits
    if (minAngle < SERVO_ANGLE_MIN) minAngle = SERVO_ANGLE_MIN;
 8003a32:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3e:	d502      	bpl.n	8003a46 <Servo_Register+0x9e>
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
    if (maxAngle > SERVO_ANGLE_MAX) maxAngle = SERVO_ANGLE_MAX;
 8003a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a4a:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8003b74 <Servo_Register+0x1cc>
 8003a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a56:	dd01      	ble.n	8003a5c <Servo_Register+0xb4>
 8003a58:	4b47      	ldr	r3, [pc, #284]	@ (8003b78 <Servo_Register+0x1d0>)
 8003a5a:	60bb      	str	r3, [r7, #8]
    if (minAngle >= maxAngle) return -1;
 8003a5c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003a60:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a6c:	db02      	blt.n	8003a74 <Servo_Register+0xcc>
 8003a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a72:	e074      	b.n	8003b5e <Servo_Register+0x1b6>

    // Register the servo
    int servoId = servoCount;
 8003a74:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <Servo_Register+0x1c4>)
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	61bb      	str	r3, [r7, #24]
    servos[servoId].channel = channel;
 8003a7a:	493d      	ldr	r1, [pc, #244]	@ (8003b70 <Servo_Register+0x1c8>)
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	7dfa      	ldrb	r2, [r7, #23]
 8003a8a:	701a      	strb	r2, [r3, #0]
    servos[servoId].minAngle = minAngle;
 8003a8c:	4938      	ldr	r1, [pc, #224]	@ (8003b70 <Servo_Register+0x1c8>)
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4613      	mov	r3, r2
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	440b      	add	r3, r1
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	601a      	str	r2, [r3, #0]
    servos[servoId].maxAngle = maxAngle;
 8003aa0:	4933      	ldr	r1, [pc, #204]	@ (8003b70 <Servo_Register+0x1c8>)
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4413      	add	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	3308      	adds	r3, #8
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	601a      	str	r2, [r3, #0]
    //servos[servoId].currentAngle = (minAngle + maxAngle) / 2.0f;  // Center position
    servos[servoId].currentAngle = init_angle;
 8003ab4:	492e      	ldr	r1, [pc, #184]	@ (8003b70 <Servo_Register+0x1c8>)
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4413      	add	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	330c      	adds	r3, #12
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	601a      	str	r2, [r3, #0]
    servos[servoId].initialized = 1;
 8003ac8:	4929      	ldr	r1, [pc, #164]	@ (8003b70 <Servo_Register+0x1c8>)
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4613      	mov	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	4413      	add	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	3310      	adds	r3, #16
 8003ad8:	2201      	movs	r2, #1
 8003ada:	701a      	strb	r2, [r3, #0]

    // Set optional name
    if (name != NULL) {
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d018      	beq.n	8003b14 <Servo_Register+0x16c>
        strncpy(servos[servoId].name, name, sizeof(servos[servoId].name) - 1);
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4413      	add	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	3310      	adds	r3, #16
 8003aee:	4a20      	ldr	r2, [pc, #128]	@ (8003b70 <Servo_Register+0x1c8>)
 8003af0:	4413      	add	r3, r2
 8003af2:	3301      	adds	r3, #1
 8003af4:	220f      	movs	r2, #15
 8003af6:	6939      	ldr	r1, [r7, #16]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f008 f9b8 	bl	800be6e <strncpy>
        servos[servoId].name[sizeof(servos[servoId].name) - 1] = '\0';  // Ensure null termination
 8003afe:	491c      	ldr	r1, [pc, #112]	@ (8003b70 <Servo_Register+0x1c8>)
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	3320      	adds	r3, #32
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]
 8003b12:	e00d      	b.n	8003b30 <Servo_Register+0x188>
    } else {
        snprintf(servos[servoId].name, sizeof(servos[servoId].name), "Servo%d", servoId);
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4613      	mov	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	3310      	adds	r3, #16
 8003b20:	4a13      	ldr	r2, [pc, #76]	@ (8003b70 <Servo_Register+0x1c8>)
 8003b22:	4413      	add	r3, r2
 8003b24:	1c58      	adds	r0, r3, #1
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	4a14      	ldr	r2, [pc, #80]	@ (8003b7c <Servo_Register+0x1d4>)
 8003b2a:	2110      	movs	r1, #16
 8003b2c:	f008 f8fc 	bl	800bd28 <sniprintf>
    }

    // Update servo count
    servoCount++;
 8003b30:	4b0e      	ldr	r3, [pc, #56]	@ (8003b6c <Servo_Register+0x1c4>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	3301      	adds	r3, #1
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <Servo_Register+0x1c4>)
 8003b3a:	701a      	strb	r2, [r3, #0]

    // Move servo to center position
    PCA9685_SetServoAngle(channel, servos[servoId].currentAngle);
 8003b3c:	490c      	ldr	r1, [pc, #48]	@ (8003b70 <Servo_Register+0x1c8>)
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4613      	mov	r3, r2
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	4413      	add	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	330c      	adds	r3, #12
 8003b4c:	edd3 7a00 	vldr	s15, [r3]
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
 8003b52:	eeb0 0a67 	vmov.f32	s0, s15
 8003b56:	4618      	mov	r0, r3
 8003b58:	f001 f9aa 	bl	8004eb0 <PCA9685_SetServoAngle>

    return servoId;
 8003b5c:	69bb      	ldr	r3, [r7, #24]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3720      	adds	r7, #32
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	200009a9 	.word	0x200009a9
 8003b6c:	200009a8 	.word	0x200009a8
 8003b70:	20000768 	.word	0x20000768
 8003b74:	43340000 	.word	0x43340000
 8003b78:	43340000 	.word	0x43340000
 8003b7c:	0800e1b8 	.word	0x0800e1b8

08003b80 <Servo_SetAngle>:
  * @param  servoId: ID returned from Servo_Register
  * @param  angle: Desired angle in degrees
  * @retval int: 0 if successful, -1 if error
  */
int Servo_SetAngle(int servoId, float angle)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	ed87 0a00 	vstr	s0, [r7]
    // Check if servo ID is valid
    if (servoId < 0 || servoId >= servoCount || !servos[servoId].initialized)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	db10      	blt.n	8003bb4 <Servo_SetAngle+0x34>
 8003b92:	4b33      	ldr	r3, [pc, #204]	@ (8003c60 <Servo_SetAngle+0xe0>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	da0a      	bge.n	8003bb4 <Servo_SetAngle+0x34>
 8003b9e:	4931      	ldr	r1, [pc, #196]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	440b      	add	r3, r1
 8003bac:	3310      	adds	r3, #16
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d102      	bne.n	8003bba <Servo_SetAngle+0x3a>
        return -1;
 8003bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb8:	e04d      	b.n	8003c56 <Servo_SetAngle+0xd6>

    // Clamp angle to servo limits
    if (angle < servos[servoId].minAngle)
 8003bba:	492a      	ldr	r1, [pc, #168]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	3304      	adds	r3, #4
 8003bca:	edd3 7a00 	vldr	s15, [r3]
 8003bce:	ed97 7a00 	vldr	s14, [r7]
 8003bd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bda:	d509      	bpl.n	8003bf0 <Servo_SetAngle+0x70>
        angle = servos[servoId].minAngle;
 8003bdc:	4921      	ldr	r1, [pc, #132]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4413      	add	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	3304      	adds	r3, #4
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	603b      	str	r3, [r7, #0]
    if (angle > servos[servoId].maxAngle)
 8003bf0:	491c      	ldr	r1, [pc, #112]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	3308      	adds	r3, #8
 8003c00:	edd3 7a00 	vldr	s15, [r3]
 8003c04:	ed97 7a00 	vldr	s14, [r7]
 8003c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c10:	dd09      	ble.n	8003c26 <Servo_SetAngle+0xa6>
        angle = servos[servoId].maxAngle;
 8003c12:	4914      	ldr	r1, [pc, #80]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	3308      	adds	r3, #8
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	603b      	str	r3, [r7, #0]

    // Update current angle
    servos[servoId].currentAngle = angle;
 8003c26:	490f      	ldr	r1, [pc, #60]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4413      	add	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	440b      	add	r3, r1
 8003c34:	330c      	adds	r3, #12
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	601a      	str	r2, [r3, #0]

    // Set servo position
    PCA9685_SetServoAngle(servos[servoId].channel, angle);
 8003c3a:	490a      	ldr	r1, [pc, #40]	@ (8003c64 <Servo_SetAngle+0xe4>)
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4413      	add	r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	ed97 0a00 	vldr	s0, [r7]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f001 f92e 	bl	8004eb0 <PCA9685_SetServoAngle>

    return 0;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	200009a8 	.word	0x200009a8
 8003c64:	20000768 	.word	0x20000768

08003c68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	607b      	str	r3, [r7, #4]
 8003c72:	4b10      	ldr	r3, [pc, #64]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c76:	4a0f      	ldr	r2, [pc, #60]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c86:	607b      	str	r3, [r7, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	603b      	str	r3, [r7, #0]
 8003c8e:	4b09      	ldr	r3, [pc, #36]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	4a08      	ldr	r2, [pc, #32]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c9a:	4b06      	ldr	r3, [pc, #24]	@ (8003cb4 <HAL_MspInit+0x4c>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003ca6:	2007      	movs	r0, #7
 8003ca8:	f002 faba 	bl	8006220 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	40023800 	.word	0x40023800

08003cb8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b08a      	sub	sp, #40	@ 0x28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc0:	f107 0314 	add.w	r3, r7, #20
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a17      	ldr	r2, [pc, #92]	@ (8003d34 <HAL_ADC_MspInit+0x7c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d127      	bne.n	8003d2a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
 8003cde:	4b16      	ldr	r3, [pc, #88]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	4a15      	ldr	r2, [pc, #84]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cea:	4b13      	ldr	r3, [pc, #76]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
 8003cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003d00:	f043 0304 	orr.w	r3, r3, #4
 8003d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d06:	4b0c      	ldr	r3, [pc, #48]	@ (8003d38 <HAL_ADC_MspInit+0x80>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0a:	f003 0304 	and.w	r3, r3, #4
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = IR_ADC_Pin;
 8003d12:	2301      	movs	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d16:	2303      	movs	r3, #3
 8003d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_ADC_GPIO_Port, &GPIO_InitStruct);
 8003d1e:	f107 0314 	add.w	r3, r7, #20
 8003d22:	4619      	mov	r1, r3
 8003d24:	4805      	ldr	r0, [pc, #20]	@ (8003d3c <HAL_ADC_MspInit+0x84>)
 8003d26:	f002 fe39 	bl	800699c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d2a:	bf00      	nop
 8003d2c:	3728      	adds	r7, #40	@ 0x28
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40012000 	.word	0x40012000
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40020800 	.word	0x40020800

08003d40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08c      	sub	sp, #48	@ 0x30
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d48:	f107 031c 	add.w	r3, r7, #28
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	605a      	str	r2, [r3, #4]
 8003d52:	609a      	str	r2, [r3, #8]
 8003d54:	60da      	str	r2, [r3, #12]
 8003d56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a42      	ldr	r2, [pc, #264]	@ (8003e68 <HAL_I2C_MspInit+0x128>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d12c      	bne.n	8003dbc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d62:	2300      	movs	r3, #0
 8003d64:	61bb      	str	r3, [r7, #24]
 8003d66:	4b41      	ldr	r3, [pc, #260]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	4a40      	ldr	r2, [pc, #256]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003d6c:	f043 0302 	orr.w	r3, r3, #2
 8003d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d72:	4b3e      	ldr	r3, [pc, #248]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	61bb      	str	r3, [r7, #24]
 8003d7c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d7e:	23c0      	movs	r3, #192	@ 0xc0
 8003d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d82:	2312      	movs	r3, #18
 8003d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d8e:	2304      	movs	r3, #4
 8003d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d92:	f107 031c 	add.w	r3, r7, #28
 8003d96:	4619      	mov	r1, r3
 8003d98:	4835      	ldr	r0, [pc, #212]	@ (8003e70 <HAL_I2C_MspInit+0x130>)
 8003d9a:	f002 fdff 	bl	800699c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	4b32      	ldr	r3, [pc, #200]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	4a31      	ldr	r2, [pc, #196]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003da8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003dba:	e050      	b.n	8003e5e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8003e74 <HAL_I2C_MspInit+0x134>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d14b      	bne.n	8003e5e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	4b28      	ldr	r3, [pc, #160]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	4a27      	ldr	r2, [pc, #156]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003dd0:	f043 0302 	orr.w	r3, r3, #2
 8003dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dd6:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	613b      	str	r3, [r7, #16]
 8003de0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	4b21      	ldr	r3, [pc, #132]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dea:	4a20      	ldr	r2, [pc, #128]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003dec:	f043 0304 	orr.w	r3, r3, #4
 8003df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003df2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003dfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e04:	2312      	movs	r3, #18
 8003e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003e10:	2304      	movs	r3, #4
 8003e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e14:	f107 031c 	add.w	r3, r7, #28
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4815      	ldr	r0, [pc, #84]	@ (8003e70 <HAL_I2C_MspInit+0x130>)
 8003e1c:	f002 fdbe 	bl	800699c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003e20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e26:	2312      	movs	r3, #18
 8003e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003e32:	2304      	movs	r3, #4
 8003e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e36:	f107 031c 	add.w	r3, r7, #28
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	480e      	ldr	r0, [pc, #56]	@ (8003e78 <HAL_I2C_MspInit+0x138>)
 8003e3e:	f002 fdad 	bl	800699c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	4b09      	ldr	r3, [pc, #36]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	4a08      	ldr	r2, [pc, #32]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003e4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e52:	4b06      	ldr	r3, [pc, #24]	@ (8003e6c <HAL_I2C_MspInit+0x12c>)
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
}
 8003e5e:	bf00      	nop
 8003e60:	3730      	adds	r7, #48	@ 0x30
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40005400 	.word	0x40005400
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	40020400 	.word	0x40020400
 8003e74:	40005800 	.word	0x40005800
 8003e78:	40020800 	.word	0x40020800

08003e7c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b08c      	sub	sp, #48	@ 0x30
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e84:	f107 031c 	add.w	r3, r7, #28
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	60da      	str	r2, [r3, #12]
 8003e92:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a32      	ldr	r2, [pc, #200]	@ (8003f64 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d12d      	bne.n	8003efa <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61bb      	str	r3, [r7, #24]
 8003ea2:	4b31      	ldr	r3, [pc, #196]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	4a30      	ldr	r2, [pc, #192]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eae:	4b2e      	ldr	r3, [pc, #184]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	61bb      	str	r3, [r7, #24]
 8003eb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec2:	4a29      	ldr	r2, [pc, #164]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eca:	4b27      	ldr	r3, [pc, #156]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8003ed6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003edc:	2302      	movs	r3, #2
 8003ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eec:	f107 031c 	add.w	r3, r7, #28
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	481e      	ldr	r0, [pc, #120]	@ (8003f6c <HAL_TIM_Encoder_MspInit+0xf0>)
 8003ef4:	f002 fd52 	bl	800699c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003ef8:	e030      	b.n	8003f5c <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM2)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f02:	d12b      	bne.n	8003f5c <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f04:	2300      	movs	r3, #0
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	4b17      	ldr	r3, [pc, #92]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f14:	4b14      	ldr	r3, [pc, #80]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f20:	2300      	movs	r3, #0
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	4b10      	ldr	r3, [pc, #64]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f28:	4a0f      	ldr	r2, [pc, #60]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f30:	4b0d      	ldr	r3, [pc, #52]	@ (8003f68 <HAL_TIM_Encoder_MspInit+0xec>)
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f40:	2302      	movs	r3, #2
 8003f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f50:	f107 031c 	add.w	r3, r7, #28
 8003f54:	4619      	mov	r1, r3
 8003f56:	4805      	ldr	r0, [pc, #20]	@ (8003f6c <HAL_TIM_Encoder_MspInit+0xf0>)
 8003f58:	f002 fd20 	bl	800699c <HAL_GPIO_Init>
}
 8003f5c:	bf00      	nop
 8003f5e:	3730      	adds	r7, #48	@ 0x30
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40010000 	.word	0x40010000
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	40020000 	.word	0x40020000

08003f70 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a0b      	ldr	r2, [pc, #44]	@ (8003fac <HAL_TIM_PWM_MspInit+0x3c>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d10d      	bne.n	8003f9e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f82:	2300      	movs	r3, #0
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <HAL_TIM_PWM_MspInit+0x40>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	4a09      	ldr	r2, [pc, #36]	@ (8003fb0 <HAL_TIM_PWM_MspInit+0x40>)
 8003f8c:	f043 0302 	orr.w	r3, r3, #2
 8003f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f92:	4b07      	ldr	r3, [pc, #28]	@ (8003fb0 <HAL_TIM_PWM_MspInit+0x40>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003f9e:	bf00      	nop
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40000400 	.word	0x40000400
 8003fb0:	40023800 	.word	0x40023800

08003fb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08a      	sub	sp, #40	@ 0x28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbc:	f107 0314 	add.w	r3, r7, #20
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
 8003fca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a21      	ldr	r2, [pc, #132]	@ (8004058 <HAL_TIM_MspPostInit+0xa4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d13b      	bne.n	800404e <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	4b20      	ldr	r3, [pc, #128]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	4a1f      	ldr	r2, [pc, #124]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8003fe0:	f043 0301 	orr.w	r3, r3, #1
 8003fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	613b      	str	r3, [r7, #16]
 8003ff0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	4b19      	ldr	r3, [pc, #100]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffa:	4a18      	ldr	r2, [pc, #96]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8003ffc:	f043 0302 	orr.w	r3, r3, #2
 8004000:	6313      	str	r3, [r2, #48]	@ 0x30
 8004002:	4b16      	ldr	r3, [pc, #88]	@ (800405c <HAL_TIM_MspPostInit+0xa8>)
 8004004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800400e:	23c0      	movs	r3, #192	@ 0xc0
 8004010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004012:	2302      	movs	r3, #2
 8004014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800401a:	2300      	movs	r3, #0
 800401c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800401e:	2302      	movs	r3, #2
 8004020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004022:	f107 0314 	add.w	r3, r7, #20
 8004026:	4619      	mov	r1, r3
 8004028:	480d      	ldr	r0, [pc, #52]	@ (8004060 <HAL_TIM_MspPostInit+0xac>)
 800402a:	f002 fcb7 	bl	800699c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800402e:	2303      	movs	r3, #3
 8004030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004032:	2302      	movs	r3, #2
 8004034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004036:	2300      	movs	r3, #0
 8004038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800403a:	2300      	movs	r3, #0
 800403c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800403e:	2302      	movs	r3, #2
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004042:	f107 0314 	add.w	r3, r7, #20
 8004046:	4619      	mov	r1, r3
 8004048:	4806      	ldr	r0, [pc, #24]	@ (8004064 <HAL_TIM_MspPostInit+0xb0>)
 800404a:	f002 fca7 	bl	800699c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800404e:	bf00      	nop
 8004050:	3728      	adds	r7, #40	@ 0x28
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40000400 	.word	0x40000400
 800405c:	40023800 	.word	0x40023800
 8004060:	40020000 	.word	0x40020000
 8004064:	40020400 	.word	0x40020400

08004068 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08e      	sub	sp, #56	@ 0x38
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004070:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	605a      	str	r2, [r3, #4]
 800407a:	609a      	str	r2, [r3, #8]
 800407c:	60da      	str	r2, [r3, #12]
 800407e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a66      	ldr	r2, [pc, #408]	@ (8004220 <HAL_UART_MspInit+0x1b8>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d12c      	bne.n	80040e4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800408a:	2300      	movs	r3, #0
 800408c:	623b      	str	r3, [r7, #32]
 800408e:	4b65      	ldr	r3, [pc, #404]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	4a64      	ldr	r2, [pc, #400]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004098:	6413      	str	r3, [r2, #64]	@ 0x40
 800409a:	4b62      	ldr	r3, [pc, #392]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a2:	623b      	str	r3, [r7, #32]
 80040a4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	61fb      	str	r3, [r7, #28]
 80040aa:	4b5e      	ldr	r3, [pc, #376]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ae:	4a5d      	ldr	r2, [pc, #372]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	61fb      	str	r3, [r7, #28]
 80040c0:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80040c2:	230c      	movs	r3, #12
 80040c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c6:	2302      	movs	r3, #2
 80040c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ce:	2303      	movs	r3, #3
 80040d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80040d2:	2307      	movs	r3, #7
 80040d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040da:	4619      	mov	r1, r3
 80040dc:	4852      	ldr	r0, [pc, #328]	@ (8004228 <HAL_UART_MspInit+0x1c0>)
 80040de:	f002 fc5d 	bl	800699c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80040e2:	e099      	b.n	8004218 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART3)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a50      	ldr	r2, [pc, #320]	@ (800422c <HAL_UART_MspInit+0x1c4>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d12d      	bne.n	800414a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80040ee:	2300      	movs	r3, #0
 80040f0:	61bb      	str	r3, [r7, #24]
 80040f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	4a4b      	ldr	r2, [pc, #300]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 80040f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80040fe:	4b49      	ldr	r3, [pc, #292]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004106:	61bb      	str	r3, [r7, #24]
 8004108:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	4b45      	ldr	r3, [pc, #276]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004112:	4a44      	ldr	r2, [pc, #272]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004114:	f043 0304 	orr.w	r3, r3, #4
 8004118:	6313      	str	r3, [r2, #48]	@ 0x30
 800411a:	4b42      	ldr	r3, [pc, #264]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 800411c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411e:	f003 0304 	and.w	r3, r3, #4
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8004126:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 800412a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800412c:	2302      	movs	r3, #2
 800412e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004130:	2300      	movs	r3, #0
 8004132:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004134:	2303      	movs	r3, #3
 8004136:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004138:	2307      	movs	r3, #7
 800413a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800413c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004140:	4619      	mov	r1, r3
 8004142:	483b      	ldr	r0, [pc, #236]	@ (8004230 <HAL_UART_MspInit+0x1c8>)
 8004144:	f002 fc2a 	bl	800699c <HAL_GPIO_Init>
}
 8004148:	e066      	b.n	8004218 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART6)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a39      	ldr	r2, [pc, #228]	@ (8004234 <HAL_UART_MspInit+0x1cc>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d161      	bne.n	8004218 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	4b32      	ldr	r3, [pc, #200]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 800415a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415c:	4a31      	ldr	r2, [pc, #196]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 800415e:	f043 0320 	orr.w	r3, r3, #32
 8004162:	6453      	str	r3, [r2, #68]	@ 0x44
 8004164:	4b2f      	ldr	r3, [pc, #188]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004168:	f003 0320 	and.w	r3, r3, #32
 800416c:	613b      	str	r3, [r7, #16]
 800416e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	4b2b      	ldr	r3, [pc, #172]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004178:	4a2a      	ldr	r2, [pc, #168]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 800417a:	f043 0304 	orr.w	r3, r3, #4
 800417e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004180:	4b28      	ldr	r3, [pc, #160]	@ (8004224 <HAL_UART_MspInit+0x1bc>)
 8004182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800418c:	23c0      	movs	r3, #192	@ 0xc0
 800418e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004190:	2302      	movs	r3, #2
 8004192:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004194:	2300      	movs	r3, #0
 8004196:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004198:	2303      	movs	r3, #3
 800419a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800419c:	2308      	movs	r3, #8
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041a4:	4619      	mov	r1, r3
 80041a6:	4822      	ldr	r0, [pc, #136]	@ (8004230 <HAL_UART_MspInit+0x1c8>)
 80041a8:	f002 fbf8 	bl	800699c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80041ac:	4b22      	ldr	r3, [pc, #136]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041ae:	4a23      	ldr	r2, [pc, #140]	@ (800423c <HAL_UART_MspInit+0x1d4>)
 80041b0:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80041b2:	4b21      	ldr	r3, [pc, #132]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041b4:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80041b8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041bc:	2200      	movs	r2, #0
 80041be:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041cc:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041d4:	4b18      	ldr	r3, [pc, #96]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80041da:	4b17      	ldr	r3, [pc, #92]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041dc:	2200      	movs	r2, #0
 80041de:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80041e0:	4b15      	ldr	r3, [pc, #84]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041e6:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80041ec:	4812      	ldr	r0, [pc, #72]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 80041ee:	f002 f859 	bl	80062a4 <HAL_DMA_Init>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <HAL_UART_MspInit+0x194>
      Error_Handler();
 80041f8:	f7fe f85c 	bl	80022b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 8004200:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004202:	4a0d      	ldr	r2, [pc, #52]	@ (8004238 <HAL_UART_MspInit+0x1d0>)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004208:	2200      	movs	r2, #0
 800420a:	2100      	movs	r1, #0
 800420c:	2047      	movs	r0, #71	@ 0x47
 800420e:	f002 f812 	bl	8006236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004212:	2047      	movs	r0, #71	@ 0x47
 8004214:	f002 f82b 	bl	800626e <HAL_NVIC_EnableIRQ>
}
 8004218:	bf00      	nop
 800421a:	3738      	adds	r7, #56	@ 0x38
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40004400 	.word	0x40004400
 8004224:	40023800 	.word	0x40023800
 8004228:	40020000 	.word	0x40020000
 800422c:	40004800 	.word	0x40004800
 8004230:	40020800 	.word	0x40020800
 8004234:	40011400 	.word	0x40011400
 8004238:	20000598 	.word	0x20000598
 800423c:	40026428 	.word	0x40026428

08004240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004244:	bf00      	nop
 8004246:	e7fd      	b.n	8004244 <NMI_Handler+0x4>

08004248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800424c:	bf00      	nop
 800424e:	e7fd      	b.n	800424c <HardFault_Handler+0x4>

08004250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004254:	bf00      	nop
 8004256:	e7fd      	b.n	8004254 <MemManage_Handler+0x4>

08004258 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800425c:	bf00      	nop
 800425e:	e7fd      	b.n	800425c <BusFault_Handler+0x4>

08004260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <UsageFault_Handler+0x4>

08004268 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800426c:	bf00      	nop
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004276:	b480      	push	{r7}
 8004278:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800427a:	bf00      	nop
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004288:	bf00      	nop
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
	...

08004294 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004298:	f001 fa9e 	bl	80057d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick_accumulator += 1;  // Increment by 1 ms
 800429c:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <SysTick_Handler+0x3c>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	3301      	adds	r3, #1
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <SysTick_Handler+0x3c>)
 80042a8:	701a      	strb	r2, [r3, #0]
  if(systick_function_enabled){
 80042aa:	4b0a      	ldr	r3, [pc, #40]	@ (80042d4 <SysTick_Handler+0x40>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d009      	beq.n	80042c8 <SysTick_Handler+0x34>
	  if (tick_accumulator >= TICK_INTERVAL) {
 80042b4:	4b06      	ldr	r3, [pc, #24]	@ (80042d0 <SysTick_Handler+0x3c>)
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b13      	cmp	r3, #19
 80042bc:	d904      	bls.n	80042c8 <SysTick_Handler+0x34>
	        tick_accumulator = 0;  // Accumulate remainder
 80042be:	4b04      	ldr	r3, [pc, #16]	@ (80042d0 <SysTick_Handler+0x3c>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	701a      	strb	r2, [r3, #0]
	        SysTickFunction();
 80042c4:	f000 f908 	bl	80044d8 <SysTickFunction>
	      }
  }

  CheckEncoderCounts();
 80042c8:	f000 f93e 	bl	8004548 <CheckEncoderCounts>
  /* USER CODE END SysTick_IRQn 1 */
}
 80042cc:	bf00      	nop
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	200009aa 	.word	0x200009aa
 80042d4:	200005f8 	.word	0x200005f8

080042d8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80042dc:	2008      	movs	r0, #8
 80042de:	f002 fd0b 	bl	8006cf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80042ea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80042ee:	f002 fd03 	bl	8006cf8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80042f2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80042f6:	f002 fcff 	bl	8006cf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80042fa:	bf00      	nop
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004304:	4802      	ldr	r0, [pc, #8]	@ (8004310 <DMA2_Stream1_IRQHandler+0x10>)
 8004306:	f002 f90d 	bl	8006524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800430a:	bf00      	nop
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000598 	.word	0x20000598

08004314 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_IRQn 0 */
  //HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */


	HAL_UART_IRQHandler(&huart6);
 8004318:	4802      	ldr	r0, [pc, #8]	@ (8004324 <USART6_IRQHandler+0x10>)
 800431a:	f005 ff6b 	bl	800a1f4 <HAL_UART_IRQHandler>


  /* USER CODE END USART6_IRQn 1 */
}
 800431e:	bf00      	nop
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000550 	.word	0x20000550

08004328 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  return 1;
 800432c:	2301      	movs	r3, #1
}
 800432e:	4618      	mov	r0, r3
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <_kill>:

int _kill(int pid, int sig)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004342:	f007 fdf1 	bl	800bf28 <__errno>
 8004346:	4603      	mov	r3, r0
 8004348:	2216      	movs	r2, #22
 800434a:	601a      	str	r2, [r3, #0]
  return -1;
 800434c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004350:	4618      	mov	r0, r3
 8004352:	3708      	adds	r7, #8
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <_exit>:

void _exit (int status)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004360:	f04f 31ff 	mov.w	r1, #4294967295
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ffe7 	bl	8004338 <_kill>
  while (1) {}    /* Make sure we hang here */
 800436a:	bf00      	nop
 800436c:	e7fd      	b.n	800436a <_exit+0x12>

0800436e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b086      	sub	sp, #24
 8004372:	af00      	add	r7, sp, #0
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
 800437e:	e00a      	b.n	8004396 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004380:	f3af 8000 	nop.w
 8004384:	4601      	mov	r1, r0
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	60ba      	str	r2, [r7, #8]
 800438c:	b2ca      	uxtb	r2, r1
 800438e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	3301      	adds	r3, #1
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	429a      	cmp	r2, r3
 800439c:	dbf0      	blt.n	8004380 <_read+0x12>
  }

  return len;
 800439e:	687b      	ldr	r3, [r7, #4]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]
 80043b8:	e009      	b.n	80043ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	1c5a      	adds	r2, r3, #1
 80043be:	60ba      	str	r2, [r7, #8]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	3301      	adds	r3, #1
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	dbf1      	blt.n	80043ba <_write+0x12>
  }
  return len;
 80043d6:	687b      	ldr	r3, [r7, #4]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3718      	adds	r7, #24
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <_close>:

int _close(int file)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004408:	605a      	str	r2, [r3, #4]
  return 0;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <_isatty>:

int _isatty(int file)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004420:	2301      	movs	r3, #1
}
 8004422:	4618      	mov	r0, r3
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr

0800442e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800442e:	b480      	push	{r7}
 8004430:	b085      	sub	sp, #20
 8004432:	af00      	add	r7, sp, #0
 8004434:	60f8      	str	r0, [r7, #12]
 8004436:	60b9      	str	r1, [r7, #8]
 8004438:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3714      	adds	r7, #20
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004450:	4a14      	ldr	r2, [pc, #80]	@ (80044a4 <_sbrk+0x5c>)
 8004452:	4b15      	ldr	r3, [pc, #84]	@ (80044a8 <_sbrk+0x60>)
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800445c:	4b13      	ldr	r3, [pc, #76]	@ (80044ac <_sbrk+0x64>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d102      	bne.n	800446a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004464:	4b11      	ldr	r3, [pc, #68]	@ (80044ac <_sbrk+0x64>)
 8004466:	4a12      	ldr	r2, [pc, #72]	@ (80044b0 <_sbrk+0x68>)
 8004468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800446a:	4b10      	ldr	r3, [pc, #64]	@ (80044ac <_sbrk+0x64>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4413      	add	r3, r2
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	429a      	cmp	r2, r3
 8004476:	d207      	bcs.n	8004488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004478:	f007 fd56 	bl	800bf28 <__errno>
 800447c:	4603      	mov	r3, r0
 800447e:	220c      	movs	r2, #12
 8004480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004482:	f04f 33ff 	mov.w	r3, #4294967295
 8004486:	e009      	b.n	800449c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004488:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <_sbrk+0x64>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800448e:	4b07      	ldr	r3, [pc, #28]	@ (80044ac <_sbrk+0x64>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4413      	add	r3, r2
 8004496:	4a05      	ldr	r2, [pc, #20]	@ (80044ac <_sbrk+0x64>)
 8004498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800449a:	68fb      	ldr	r3, [r7, #12]
}
 800449c:	4618      	mov	r0, r3
 800449e:	3718      	adds	r7, #24
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	20020000 	.word	0x20020000
 80044a8:	00000400 	.word	0x00000400
 80044ac:	200009ac 	.word	0x200009ac
 80044b0:	20000f30 	.word	0x20000f30

080044b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044b8:	4b06      	ldr	r3, [pc, #24]	@ (80044d4 <SystemInit+0x20>)
 80044ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044be:	4a05      	ldr	r2, [pc, #20]	@ (80044d4 <SystemInit+0x20>)
 80044c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044c8:	bf00      	nop
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	e000ed00 	.word	0xe000ed00

080044d8 <SysTickFunction>:
extern Motion motion;

extern volatile uint8_t systick_function_enabled;
extern UART_HandleTypeDef huart3;

void SysTickFunction(void) {
 80044d8:	b580      	push	{r7, lr}
 80044da:	ed2d 8b02 	vpush	{d8}
 80044de:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */
	//--------------------------------------------------------------------
		update_Encoder_Data();
 80044e0:	f7fd f96a 	bl	80017b8 <update_Encoder_Data>
		Motion_Update(&motion);
 80044e4:	4810      	ldr	r0, [pc, #64]	@ (8004528 <SysTickFunction+0x50>)
 80044e6:	f7fd ffc9 	bl	800247c <Motion_Update>
		Sensors_Update();
 80044ea:	f7ff f8b5 	bl	8003658 <Sensors_Update>

		UpdateControllers(&controller, Motion_Velocity(&motion), Motion_Omega(&motion), get_steering_feedback());
 80044ee:	480e      	ldr	r0, [pc, #56]	@ (8004528 <SysTickFunction+0x50>)
 80044f0:	f7fd ff4b 	bl	800238a <Motion_Velocity>
 80044f4:	eeb0 8a40 	vmov.f32	s16, s0
 80044f8:	480b      	ldr	r0, [pc, #44]	@ (8004528 <SysTickFunction+0x50>)
 80044fa:	f7fd ff56 	bl	80023aa <Motion_Omega>
 80044fe:	eef0 8a40 	vmov.f32	s17, s0
 8004502:	f7fe ffef 	bl	80034e4 <get_steering_feedback>
 8004506:	eef0 7a40 	vmov.f32	s15, s0
 800450a:	eeb0 1a67 	vmov.f32	s2, s15
 800450e:	eef0 0a68 	vmov.f32	s1, s17
 8004512:	eeb0 0a48 	vmov.f32	s0, s16
 8004516:	4805      	ldr	r0, [pc, #20]	@ (800452c <SysTickFunction+0x54>)
 8004518:	f7fc fef4 	bl	8001304 <UpdateControllers>
		//UART_Transmit_Int(&huart3, "L", linecolorRPI);
		//UART_Transmit_Int(&huart3, "B", ballcolorRPI);



}
 800451c:	bf00      	nop
 800451e:	46bd      	mov	sp, r7
 8004520:	ecbd 8b02 	vpop	{d8}
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	20000628 	.word	0x20000628
 800452c:	200006dc 	.word	0x200006dc

08004530 <EnableSysTickFunction>:



void EnableSysTickFunction(void) {
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  //HAL_Delay(10);
  systick_function_enabled = 1;
 8004534:	4b03      	ldr	r3, [pc, #12]	@ (8004544 <EnableSysTickFunction+0x14>)
 8004536:	2201      	movs	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
  HAL_Delay(10);
 800453a:	200a      	movs	r0, #10
 800453c:	f001 f96c 	bl	8005818 <HAL_Delay>
}
 8004540:	bf00      	nop
 8004542:	bd80      	pop	{r7, pc}
 8004544:	200005f8 	.word	0x200005f8

08004548 <CheckEncoderCounts>:
	//HAL_Delay(10);
  systick_function_enabled = 0;
  HAL_Delay(10);
}

void CheckEncoderCounts(void){
 8004548:	b590      	push	{r4, r7, lr}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
		 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
		 *
		 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
		 * turning. But that'll be approximately never in Micromouse :)
		 */
		if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 800454e:	f7fd f8db 	bl	8001708 <getRightEncoderCounts>
 8004552:	4603      	mov	r3, r0
 8004554:	461a      	mov	r2, r3
 8004556:	f647 1318 	movw	r3, #31000	@ 0x7918
 800455a:	429a      	cmp	r2, r3
 800455c:	dc15      	bgt.n	800458a <CheckEncoderCounts+0x42>
 800455e:	f7fd f8df 	bl	8001720 <getLeftEncoderCounts>
 8004562:	4603      	mov	r3, r0
 8004564:	461a      	mov	r2, r3
 8004566:	f647 1318 	movw	r3, #31000	@ 0x7918
 800456a:	429a      	cmp	r2, r3
 800456c:	dc0d      	bgt.n	800458a <CheckEncoderCounts+0x42>
				|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 800456e:	f7fd f8cb 	bl	8001708 <getRightEncoderCounts>
 8004572:	4603      	mov	r3, r0
 8004574:	461a      	mov	r2, r3
 8004576:	4b0f      	ldr	r3, [pc, #60]	@ (80045b4 <CheckEncoderCounts+0x6c>)
 8004578:	429a      	cmp	r2, r3
 800457a:	db06      	blt.n	800458a <CheckEncoderCounts+0x42>
 800457c:	f7fd f8d0 	bl	8001720 <getLeftEncoderCounts>
 8004580:	4603      	mov	r3, r0
 8004582:	461a      	mov	r2, r3
 8004584:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <CheckEncoderCounts+0x6c>)
 8004586:	429a      	cmp	r2, r3
 8004588:	da10      	bge.n	80045ac <CheckEncoderCounts+0x64>
			int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 800458a:	f7fd f8bd 	bl	8001708 <getRightEncoderCounts>
 800458e:	4603      	mov	r3, r0
 8004590:	b29c      	uxth	r4, r3
 8004592:	f7fd f8c5 	bl	8001720 <getLeftEncoderCounts>
 8004596:	4603      	mov	r3, r0
 8004598:	b29b      	uxth	r3, r3
 800459a:	1ae3      	subs	r3, r4, r3
 800459c:	b29b      	uxth	r3, r3
 800459e:	80fb      	strh	r3, [r7, #6]
			resetEncodersinSystick();
 80045a0:	f7fd f8fa 	bl	8001798 <resetEncodersinSystick>
			TIM1->CNT = (int16_t) difference;
 80045a4:	4a04      	ldr	r2, [pc, #16]	@ (80045b8 <CheckEncoderCounts+0x70>)
 80045a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045aa:	6253      	str	r3, [r2, #36]	@ 0x24
		}
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd90      	pop	{r4, r7, pc}
 80045b4:	ffff86e8 	.word	0xffff86e8
 80045b8:	40010000 	.word	0x40010000

080045bc <NonBlockingDelay>:

extern volatile TaskType currentTask;

// Start a non-blocking delay (delay in milliseconds)
void NonBlockingDelay(uint32_t delay_ms)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
    delay_end_time = HAL_GetTick() + delay_ms;  // Set the target time
 80045c4:	f001 f91c 	bl	8005800 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4413      	add	r3, r2
 80045ce:	4a03      	ldr	r2, [pc, #12]	@ (80045dc <NonBlockingDelay+0x20>)
 80045d0:	6013      	str	r3, [r2, #0]
}
 80045d2:	bf00      	nop
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	200009b0 	.word	0x200009b0

080045e0 <IsDelayComplete>:

// Check if the delay is complete
uint8_t IsDelayComplete(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
    return (HAL_GetTick() >= delay_end_time);  // Return true if the current time has passed the target time
 80045e4:	f001 f90c 	bl	8005800 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <IsDelayComplete+0x1c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	bf2c      	ite	cs
 80045f2:	2301      	movcs	r3, #1
 80045f4:	2300      	movcc	r3, #0
 80045f6:	b2db      	uxtb	r3, r3
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	200009b0 	.word	0x200009b0

08004600 <executePlantationTask>:

Color ballcolor;

int potato_row[5] = {-1, -1, -1, -1, -1};

void executePlantationTask(void) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
	//StartLineColorDetection();
	Buzzer_Toggle(100);
 8004606:	2064      	movs	r0, #100	@ 0x64
 8004608:	f000 fa1a 	bl	8004a40 <Buzzer_Toggle>
	HAL_Delay(2000);
 800460c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004610:	f001 f902 	bl	8005818 <HAL_Delay>
	Buzzer_Toggle(300);
 8004614:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004618:	f000 fa12 	bl	8004a40 <Buzzer_Toggle>
	Robot_MoveForwardUntillLine();
 800461c:	f7fe fcea 	bl	8002ff4 <Robot_MoveForwardUntillLine>
	Robot_TurnLeft90Inplace();
 8004620:	f7fe fe80 	bl	8003324 <Robot_TurnLeft90Inplace>
	moveToCenterofNextCell();
 8004624:	f000 f874 	bl	8004710 <moveToCenterofNextCell>

	//Start the task
	for(uint8_t row = 0; row < 3; row ++){
 8004628:	2300      	movs	r3, #0
 800462a:	71fb      	strb	r3, [r7, #7]
 800462c:	e046      	b.n	80046bc <executePlantationTask+0xbc>
		for(uint8_t column = 0; column < 5; column ++){
 800462e:	2300      	movs	r3, #0
 8004630:	71bb      	strb	r3, [r7, #6]
 8004632:	e03d      	b.n	80046b0 <executePlantationTask+0xb0>


			if(potato_row[column] == -1){
 8004634:	79bb      	ldrb	r3, [r7, #6]
 8004636:	4a28      	ldr	r2, [pc, #160]	@ (80046d8 <executePlantationTask+0xd8>)
 8004638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004640:	d11c      	bne.n	800467c <executePlantationTask+0x7c>
				linecolor = GetLineColor(column, row);
 8004642:	79fa      	ldrb	r2, [r7, #7]
 8004644:	79bb      	ldrb	r3, [r7, #6]
 8004646:	4611      	mov	r1, r2
 8004648:	4618      	mov	r0, r3
 800464a:	f7fe fb87 	bl	8002d5c <GetLineColor>
 800464e:	4603      	mov	r3, r0
 8004650:	461a      	mov	r2, r3
 8004652:	4b22      	ldr	r3, [pc, #136]	@ (80046dc <executePlantationTask+0xdc>)
 8004654:	701a      	strb	r2, [r3, #0]

				if(linecolor == GREEN){
 8004656:	4b21      	ldr	r3, [pc, #132]	@ (80046dc <executePlantationTask+0xdc>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d10e      	bne.n	800467c <executePlantationTask+0x7c>
					potato_row[column] = row;
 800465e:	79bb      	ldrb	r3, [r7, #6]
 8004660:	79fa      	ldrb	r2, [r7, #7]
 8004662:	491d      	ldr	r1, [pc, #116]	@ (80046d8 <executePlantationTask+0xd8>)
 8004664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					//Dummy function
					ballcolor = picktheBall(column, row);
 8004668:	79fa      	ldrb	r2, [r7, #7]
 800466a:	79bb      	ldrb	r3, [r7, #6]
 800466c:	4611      	mov	r1, r2
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f88e 	bl	8004790 <picktheBall>
 8004674:	4603      	mov	r3, r0
 8004676:	461a      	mov	r2, r3
 8004678:	4b19      	ldr	r3, [pc, #100]	@ (80046e0 <executePlantationTask+0xe0>)
 800467a:	701a      	strb	r2, [r3, #0]

					//Todo: store the ball based on color
				}
			}
			if(column != 4){
 800467c:	79bb      	ldrb	r3, [r7, #6]
 800467e:	2b04      	cmp	r3, #4
 8004680:	d002      	beq.n	8004688 <executePlantationTask+0x88>
				moveToCenterofNextCell();
 8004682:	f000 f845 	bl	8004710 <moveToCenterofNextCell>
 8004686:	e010      	b.n	80046aa <executePlantationTask+0xaa>
			}
			else{
				Robot_MoveReverseGivenDistance(50);
 8004688:	2032      	movs	r0, #50	@ 0x32
 800468a:	f7fe fd8d 	bl	80031a8 <Robot_MoveReverseGivenDistance>
				robot_TurnRight180Inplace();
 800468e:	f7fe fdeb 	bl	8003268 <robot_TurnRight180Inplace>

				if(row == 2){
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d106      	bne.n	80046a6 <executePlantationTask+0xa6>
					Robot_LineFollowUntillJunction();
 8004698:	f7fe fbb8 	bl	8002e0c <Robot_LineFollowUntillJunction>
					Robot_TurnRight90Inplace();
 800469c:	f7fe fdb8 	bl	8003210 <Robot_TurnRight90Inplace>
					moveToCenterofNextColumnfromSecondRow();
 80046a0:	f000 f86e 	bl	8004780 <moveToCenterofNextColumnfromSecondRow>
					break;
 80046a4:	e007      	b.n	80046b6 <executePlantationTask+0xb6>
				}
				moveTocolumn0Fromcolumn4();
 80046a6:	f000 f81d 	bl	80046e4 <moveTocolumn0Fromcolumn4>
		for(uint8_t column = 0; column < 5; column ++){
 80046aa:	79bb      	ldrb	r3, [r7, #6]
 80046ac:	3301      	adds	r3, #1
 80046ae:	71bb      	strb	r3, [r7, #6]
 80046b0:	79bb      	ldrb	r3, [r7, #6]
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d9be      	bls.n	8004634 <executePlantationTask+0x34>
	for(uint8_t row = 0; row < 3; row ++){
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	3301      	adds	r3, #1
 80046ba:	71fb      	strb	r3, [r7, #7]
 80046bc:	79fb      	ldrb	r3, [r7, #7]
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d9b5      	bls.n	800462e <executePlantationTask+0x2e>
			}
		}
	}

	Robot_LineFollowUntillJunctionAndNotStop();
 80046c2:	f7fe fbe9 	bl	8002e98 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_MoveForwardGivenDistance(145);
 80046c6:	2091      	movs	r0, #145	@ 0x91
 80046c8:	f7fe fcd6 	bl	8003078 <Robot_MoveForwardGivenDistance>
	Robot_TurnRight90Inplace();
 80046cc:	f7fe fda0 	bl	8003210 <Robot_TurnRight90Inplace>
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20000068 	.word	0x20000068
 80046dc:	200009b4 	.word	0x200009b4
 80046e0:	200009b5 	.word	0x200009b5

080046e4 <moveTocolumn0Fromcolumn4>:


void moveTocolumn0Fromcolumn4(){
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
	moveToCenterofNextCellandNotStop();
 80046e8:	f000 f820 	bl	800472c <moveToCenterofNextCellandNotStop>
	moveToCenterofNextCell();
 80046ec:	f000 f810 	bl	8004710 <moveToCenterofNextCell>
	moveToCenterofNextCellandNotStop();
 80046f0:	f000 f81c 	bl	800472c <moveToCenterofNextCellandNotStop>
	//moveToCenterofNextCell();
	moveToCenterofNextCellandNotStop();
 80046f4:	f000 f81a 	bl	800472c <moveToCenterofNextCellandNotStop>

	//Robot_LineFollowUntillJunction();
	moveToCenterofNextCell();
 80046f8:	f000 f80a 	bl	8004710 <moveToCenterofNextCell>

	Robot_TurnLeft90Inplace();
 80046fc:	f7fe fe12 	bl	8003324 <Robot_TurnLeft90Inplace>
	//Robot_LineFollowUntillJunction();
	Robot_MoveForwardUntillLine();
 8004700:	f7fe fc78 	bl	8002ff4 <Robot_MoveForwardUntillLine>
	Robot_TurnLeft90Inplace();
 8004704:	f7fe fe0e 	bl	8003324 <Robot_TurnLeft90Inplace>
	//Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
	moveToCenterofNextCell();
 8004708:	f000 f802 	bl	8004710 <moveToCenterofNextCell>

}
 800470c:	bf00      	nop
 800470e:	bd80      	pop	{r7, pc}

08004710 <moveToCenterofNextCell>:

void moveToCenterofNextCell(){
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunctionAndNotStop();
 8004714:	f7fe fbc0 	bl	8002e98 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
 8004718:	4b03      	ldr	r3, [pc, #12]	@ (8004728 <moveToCenterofNextCell+0x18>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f7fe fbff 	bl	8002f20 <Robot_FollowLineGivenDistance>
}
 8004722:	bf00      	nop
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	0800e26c 	.word	0x0800e26c

0800472c <moveToCenterofNextCellandNotStop>:

void moveToCenterofNextCellandNotStop(){
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunctionAndNotStop();
 8004730:	f7fe fbb2 	bl	8002e98 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_FollowLineGivenDistanceandNotStop(DISTACE_TO_CENTER_OF_CELL);
 8004734:	4b03      	ldr	r3, [pc, #12]	@ (8004744 <moveToCenterofNextCellandNotStop+0x18>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f7fe fc27 	bl	8002f8c <Robot_FollowLineGivenDistanceandNotStop>
}
 800473e:	bf00      	nop
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	0800e26c 	.word	0x0800e26c

08004748 <moveToCenterofCellinZeroRow>:

void moveToCenterofCellinZeroRow(){
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunction();
 800474c:	f7fe fb5e 	bl	8002e0c <Robot_LineFollowUntillJunction>
	Robot_TurnRight90Inplace();
 8004750:	f7fe fd5e 	bl	8003210 <Robot_TurnRight90Inplace>
	Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
 8004754:	4b05      	ldr	r3, [pc, #20]	@ (800476c <moveToCenterofCellinZeroRow+0x24>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4618      	mov	r0, r3
 800475a:	f7fe fbe1 	bl	8002f20 <Robot_FollowLineGivenDistance>
	HAL_Delay(MOTION_DELAY);
 800475e:	4b04      	ldr	r3, [pc, #16]	@ (8004770 <moveToCenterofCellinZeroRow+0x28>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4618      	mov	r0, r3
 8004764:	f001 f858 	bl	8005818 <HAL_Delay>
}
 8004768:	bf00      	nop
 800476a:	bd80      	pop	{r7, pc}
 800476c:	0800e26c 	.word	0x0800e26c
 8004770:	0800e268 	.word	0x0800e268

08004774 <moveToCenterofNextColumnfromFirstRow>:

void moveToCenterofNextColumnfromFirstRow(){
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
	moveToCenterofCellinZeroRow();
 8004778:	f7ff ffe6 	bl	8004748 <moveToCenterofCellinZeroRow>
}
 800477c:	bf00      	nop
 800477e:	bd80      	pop	{r7, pc}

08004780 <moveToCenterofNextColumnfromSecondRow>:

void moveToCenterofNextColumnfromSecondRow(){
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
	//moveToCenterofNextCell();
	moveToCenterofNextCellandNotStop();
 8004784:	f7ff ffd2 	bl	800472c <moveToCenterofNextCellandNotStop>
	//HAL_Delay(MOTION_DELAY);
	moveToCenterofNextColumnfromFirstRow();
 8004788:	f7ff fff4 	bl	8004774 <moveToCenterofNextColumnfromFirstRow>
}
 800478c:	bf00      	nop
 800478e:	bd80      	pop	{r7, pc}

08004790 <picktheBall>:
	moveToCenterofNextCellandNotStop();
	//HAL_Delay(MOTION_DELAY);
	moveToCenterofNextColumnfromSecondRow();
}

Color picktheBall(uint8_t column, uint8_t row){
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	460a      	mov	r2, r1
 800479a:	71fb      	strb	r3, [r7, #7]
 800479c:	4613      	mov	r3, r2
 800479e:	71bb      	strb	r3, [r7, #6]


	Robot_TurnRight90Inplace();
 80047a0:	f7fe fd36 	bl	8003210 <Robot_TurnRight90Inplace>




	//ToDo: Get ball color
	ballcolor = GetBallColor(column, row);
 80047a4:	79fb      	ldrb	r3, [r7, #7]
 80047a6:	79ba      	ldrb	r2, [r7, #6]
 80047a8:	4611      	mov	r1, r2
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe fb06 	bl	8002dbc <GetBallColor>
 80047b0:	4603      	mov	r3, r0
 80047b2:	461a      	mov	r2, r3
 80047b4:	4b06      	ldr	r3, [pc, #24]	@ (80047d0 <picktheBall+0x40>)
 80047b6:	701a      	strb	r2, [r3, #0]
	//ToDo: Pick The ball

	//retrive_and_drop();


	Buzzer_Toggle(1000);
 80047b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80047bc:	f000 f940 	bl	8004a40 <Buzzer_Toggle>

	Robot_TurnLeft90Inplace();
 80047c0:	f7fe fdb0 	bl	8003324 <Robot_TurnLeft90Inplace>



	//Robot_TurnLeft90Inplace();

	return ballcolor;
 80047c4:	4b02      	ldr	r3, [pc, #8]	@ (80047d0 <picktheBall+0x40>)
 80047c6:	781b      	ldrb	r3, [r3, #0]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	200009b5 	.word	0x200009b5

080047d4 <executeMuddyRoadTask>:


//================================================================================================

//---------Start 0f Muddy Road Task (Navigate through random walls)--------------------
void executeMuddyRoadTask(void){
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
//	Robot_LineFollowUntillJunctionAndNotStop();
//	Robot_MoveForwardGivenDistance(145);
//	Robot_TurnRight90Inplace();


	float distance_traveled = Robot_moveForwardUntillFrontWall();
 80047da:	f7fe fdd3 	bl	8003384 <Robot_moveForwardUntillFrontWall>
 80047de:	ed87 0a01 	vstr	s0, [r7, #4]

	float remaining_distance = 550 - distance_traveled;
 80047e2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800484c <executeMuddyRoadTask+0x78>
 80047e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80047ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ee:	edc7 7a00 	vstr	s15, [r7]

	Robot_adjust_using_front_wall();
 80047f2:	f7fe fe0f 	bl	8003414 <Robot_adjust_using_front_wall>

	Robot_MoveReverseGivenDistance(50);
 80047f6:	2032      	movs	r0, #50	@ 0x32
 80047f8:	f7fe fcd6 	bl	80031a8 <Robot_MoveReverseGivenDistance>

	Robot_TurnLeft90Inplace();
 80047fc:	f7fe fd92 	bl	8003324 <Robot_TurnLeft90Inplace>

	Robot_MoveForwardGivenDistance(190);
 8004800:	20be      	movs	r0, #190	@ 0xbe
 8004802:	f7fe fc39 	bl	8003078 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(45);
 8004806:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8004850 <executeMuddyRoadTask+0x7c>
 800480a:	f7fe fd59 	bl	80032c0 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(190);
 800480e:	20be      	movs	r0, #190	@ 0xbe
 8004810:	f7fe fc32 	bl	8003078 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(45);
 8004814:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8004850 <executeMuddyRoadTask+0x7c>
 8004818:	f7fe fd52 	bl	80032c0 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(remaining_distance);
 800481c:	edd7 7a00 	vldr	s15, [r7]
 8004820:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004824:	ee17 0a90 	vmov	r0, s15
 8004828:	f7fe fc26 	bl	8003078 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(55);
 800482c:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8004854 <executeMuddyRoadTask+0x80>
 8004830:	f7fe fd46 	bl	80032c0 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(130);
 8004834:	2082      	movs	r0, #130	@ 0x82
 8004836:	f7fe fc1f 	bl	8003078 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(122);
 800483a:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8004858 <executeMuddyRoadTask+0x84>
 800483e:	f7fe fd3f 	bl	80032c0 <Robot_TurnRightInplace>



}
 8004842:	bf00      	nop
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	44098000 	.word	0x44098000
 8004850:	42340000 	.word	0x42340000
 8004854:	425c0000 	.word	0x425c0000
 8004858:	42f40000 	.word	0x42f40000

0800485c <executeRampTask>:
//---------end 0f colorBox Task (Collect and identify potatoes)---------------------




void executeRampTask(void){
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
	Robot_MoveReverseGivenDistanceSLOW(680);
 8004860:	f44f 702a 	mov.w	r0, #680	@ 0x2a8
 8004864:	f7fe fc3a 	bl	80030dc <Robot_MoveReverseGivenDistanceSLOW>
	Robot_TurnRightInplace(183);
 8004868:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8004894 <executeRampTask+0x38>
 800486c:	f7fe fd28 	bl	80032c0 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistanceSLOW(490);
 8004870:	f44f 70f5 	mov.w	r0, #490	@ 0x1ea
 8004874:	f7fe fc66 	bl	8003144 <Robot_MoveForwardGivenDistanceSLOW>

	Robot_moveForwardUntillFrontWall();
 8004878:	f7fe fd84 	bl	8003384 <Robot_moveForwardUntillFrontWall>

	Robot_adjust_using_front_wall();
 800487c:	f7fe fdca 	bl	8003414 <Robot_adjust_using_front_wall>

	Robot_MoveReverseGivenDistance(50);
 8004880:	2032      	movs	r0, #50	@ 0x32
 8004882:	f7fe fc91 	bl	80031a8 <Robot_MoveReverseGivenDistance>

	Robot_TurnRight90Inplace();
 8004886:	f7fe fcc3 	bl	8003210 <Robot_TurnRight90Inplace>

	Robot_moveForwardUntillFrontWall();
 800488a:	f7fe fd7b 	bl	8003384 <Robot_moveForwardUntillFrontWall>
	//Robot_MoveForwardGivenDistanceFAST(100);
	//Robot_MoveForwardGivenDistanceFAST(325);


}
 800488e:	bf00      	nop
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	43370000 	.word	0x43370000

08004898 <selectTask>:




// -----------------------------Task manager function---------------------------------
void selectTask(){
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
	display_clear();
 800489c:	f000 fbc6 	bl	800502c <display_clear>
	display_headding("Tasks");
 80048a0:	4828      	ldr	r0, [pc, #160]	@ (8004944 <selectTask+0xac>)
 80048a2:	f000 fbf5 	bl	8005090 <display_headding>

	while(1){
		if(prevnextbtncount != nextbtncount){
 80048a6:	4b28      	ldr	r3, [pc, #160]	@ (8004948 <selectTask+0xb0>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b28      	ldr	r3, [pc, #160]	@ (800494c <selectTask+0xb4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d02f      	beq.n	8004912 <selectTask+0x7a>
			display_big_number(nextbtncount);
 80048b2:	4b26      	ldr	r3, [pc, #152]	@ (800494c <selectTask+0xb4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 fb6d 	bl	8004f98 <display_big_number>
			switch(nextbtncount){
 80048be:	4b23      	ldr	r3, [pc, #140]	@ (800494c <selectTask+0xb4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2b03      	cmp	r3, #3
 80048c4:	d018      	beq.n	80048f8 <selectTask+0x60>
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	d81e      	bhi.n	8004908 <selectTask+0x70>
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d002      	beq.n	80048d4 <selectTask+0x3c>
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d009      	beq.n	80048e6 <selectTask+0x4e>
				break;
			case 3:
				display_message("Ramp", 12, 45);
				currentTask = TASK_RAMP;
			default:
				break;
 80048d2:	e019      	b.n	8004908 <selectTask+0x70>
				display_message("Plantation Task", 12, 45);
 80048d4:	222d      	movs	r2, #45	@ 0x2d
 80048d6:	210c      	movs	r1, #12
 80048d8:	481d      	ldr	r0, [pc, #116]	@ (8004950 <selectTask+0xb8>)
 80048da:	f000 fbaf 	bl	800503c <display_message>
				currentTask = TASK_PLANTATION;
 80048de:	4b1d      	ldr	r3, [pc, #116]	@ (8004954 <selectTask+0xbc>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	701a      	strb	r2, [r3, #0]
				break;
 80048e4:	e011      	b.n	800490a <selectTask+0x72>
				display_message("Muddy Road", 12, 45);
 80048e6:	222d      	movs	r2, #45	@ 0x2d
 80048e8:	210c      	movs	r1, #12
 80048ea:	481b      	ldr	r0, [pc, #108]	@ (8004958 <selectTask+0xc0>)
 80048ec:	f000 fba6 	bl	800503c <display_message>
				currentTask = TASK_MUDDY_ROAD;
 80048f0:	4b18      	ldr	r3, [pc, #96]	@ (8004954 <selectTask+0xbc>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	701a      	strb	r2, [r3, #0]
				break;
 80048f6:	e008      	b.n	800490a <selectTask+0x72>
				display_message("Ramp", 12, 45);
 80048f8:	222d      	movs	r2, #45	@ 0x2d
 80048fa:	210c      	movs	r1, #12
 80048fc:	4817      	ldr	r0, [pc, #92]	@ (800495c <selectTask+0xc4>)
 80048fe:	f000 fb9d 	bl	800503c <display_message>
				currentTask = TASK_RAMP;
 8004902:	4b14      	ldr	r3, [pc, #80]	@ (8004954 <selectTask+0xbc>)
 8004904:	2202      	movs	r2, #2
 8004906:	701a      	strb	r2, [r3, #0]
				break;
 8004908:	bf00      	nop
			}
			prevnextbtncount = nextbtncount;
 800490a:	4b10      	ldr	r3, [pc, #64]	@ (800494c <selectTask+0xb4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a0e      	ldr	r2, [pc, #56]	@ (8004948 <selectTask+0xb0>)
 8004910:	6013      	str	r3, [r2, #0]
		}
		if(prevokbtncount != okbtncount){
 8004912:	4b13      	ldr	r3, [pc, #76]	@ (8004960 <selectTask+0xc8>)
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	4b13      	ldr	r3, [pc, #76]	@ (8004964 <selectTask+0xcc>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d0c3      	beq.n	80048a6 <selectTask+0xe>
			prevokbtncount = okbtncount;
 800491e:	4b11      	ldr	r3, [pc, #68]	@ (8004964 <selectTask+0xcc>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a0f      	ldr	r2, [pc, #60]	@ (8004960 <selectTask+0xc8>)
 8004924:	6013      	str	r3, [r2, #0]
			break;
 8004926:	bf00      	nop
		}
	}
	display_headding("Start Task");
 8004928:	480f      	ldr	r0, [pc, #60]	@ (8004968 <selectTask+0xd0>)
 800492a:	f000 fbb1 	bl	8005090 <display_headding>
	while(okbtncount == prevokbtncount);
 800492e:	4b0d      	ldr	r3, [pc, #52]	@ (8004964 <selectTask+0xcc>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	4b0b      	ldr	r3, [pc, #44]	@ (8004960 <selectTask+0xc8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d0f9      	beq.n	800492e <selectTask+0x96>
	//Reset_buttons();
	runCurrentTask();
 800493a:	f000 f817 	bl	800496c <runCurrentTask>
}
 800493e:	bf00      	nop
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	0800e1c0 	.word	0x0800e1c0
 8004948:	200002b8 	.word	0x200002b8
 800494c:	20000010 	.word	0x20000010
 8004950:	0800e1c8 	.word	0x0800e1c8
 8004954:	20000050 	.word	0x20000050
 8004958:	0800e1d8 	.word	0x0800e1d8
 800495c:	0800e1e4 	.word	0x0800e1e4
 8004960:	200002b4 	.word	0x200002b4
 8004964:	200002b0 	.word	0x200002b0
 8004968:	0800e1ec 	.word	0x0800e1ec

0800496c <runCurrentTask>:



void runCurrentTask() {
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
	EnableSysTickFunction();
 8004970:	f7ff fdde 	bl	8004530 <EnableSysTickFunction>
	//Buzzer_Toggle(500);

    switch (currentTask) {
 8004974:	4b10      	ldr	r3, [pc, #64]	@ (80049b8 <runCurrentTask+0x4c>)
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d012      	beq.n	80049a4 <runCurrentTask+0x38>
 800497e:	2b02      	cmp	r3, #2
 8004980:	dc16      	bgt.n	80049b0 <runCurrentTask+0x44>
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <runCurrentTask+0x20>
 8004986:	2b01      	cmp	r3, #1
 8004988:	d006      	beq.n	8004998 <runCurrentTask+0x2c>
        case TASK_RAMP:
        	executeRampTask();
        	currentTask = TASK_QR;
        	break;
        default:
            break;
 800498a:	e011      	b.n	80049b0 <runCurrentTask+0x44>
            executePlantationTask();
 800498c:	f7ff fe38 	bl	8004600 <executePlantationTask>
            currentTask = TASK_MUDDY_ROAD;
 8004990:	4b09      	ldr	r3, [pc, #36]	@ (80049b8 <runCurrentTask+0x4c>)
 8004992:	2201      	movs	r2, #1
 8004994:	701a      	strb	r2, [r3, #0]
            break;
 8004996:	e00c      	b.n	80049b2 <runCurrentTask+0x46>
        	executeMuddyRoadTask();
 8004998:	f7ff ff1c 	bl	80047d4 <executeMuddyRoadTask>
		    currentTask = TASK_RAMP;
 800499c:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <runCurrentTask+0x4c>)
 800499e:	2202      	movs	r2, #2
 80049a0:	701a      	strb	r2, [r3, #0]
		    break;
 80049a2:	e006      	b.n	80049b2 <runCurrentTask+0x46>
        	executeRampTask();
 80049a4:	f7ff ff5a 	bl	800485c <executeRampTask>
        	currentTask = TASK_QR;
 80049a8:	4b03      	ldr	r3, [pc, #12]	@ (80049b8 <runCurrentTask+0x4c>)
 80049aa:	2203      	movs	r2, #3
 80049ac:	701a      	strb	r2, [r3, #0]
        	break;
 80049ae:	e000      	b.n	80049b2 <runCurrentTask+0x46>
            break;
 80049b0:	bf00      	nop
    }

    // Print final status after execution

}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000050 	.word	0x20000050

080049bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80049f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80049c0:	f7ff fd78 	bl	80044b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049c4:	480c      	ldr	r0, [pc, #48]	@ (80049f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80049c6:	490d      	ldr	r1, [pc, #52]	@ (80049fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80049c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80049ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049cc:	e002      	b.n	80049d4 <LoopCopyDataInit>

080049ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049d2:	3304      	adds	r3, #4

080049d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049d8:	d3f9      	bcc.n	80049ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049da:	4a0a      	ldr	r2, [pc, #40]	@ (8004a04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80049dc:	4c0a      	ldr	r4, [pc, #40]	@ (8004a08 <LoopFillZerobss+0x22>)
  movs r3, #0
 80049de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049e0:	e001      	b.n	80049e6 <LoopFillZerobss>

080049e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049e4:	3204      	adds	r2, #4

080049e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049e8:	d3fb      	bcc.n	80049e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80049ea:	f007 faa3 	bl	800bf34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049ee:	f7fd f839 	bl	8001a64 <main>
  bx  lr    
 80049f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80049f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80049f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049fc:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 8004a00:	0801122c 	.word	0x0801122c
  ldr r2, =_sbss
 8004a04:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8004a08:	20000f2c 	.word	0x20000f2c

08004a0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a0c:	e7fe      	b.n	8004a0c <ADC_IRQHandler>
	...

08004a10 <Buzzer_On>:
#include "buzzer.h"
#include "main.h"

// Turn on the buzzer (PC15 high)
void Buzzer_On(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8004a14:	2201      	movs	r2, #1
 8004a16:	2120      	movs	r1, #32
 8004a18:	4802      	ldr	r0, [pc, #8]	@ (8004a24 <Buzzer_On+0x14>)
 8004a1a:	f002 f953 	bl	8006cc4 <HAL_GPIO_WritePin>
}
 8004a1e:	bf00      	nop
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40020000 	.word	0x40020000

08004a28 <Buzzer_Off>:

// Turn off the buzzer (PC15 low)
void Buzzer_Off(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	2120      	movs	r1, #32
 8004a30:	4802      	ldr	r0, [pc, #8]	@ (8004a3c <Buzzer_Off+0x14>)
 8004a32:	f002 f947 	bl	8006cc4 <HAL_GPIO_WritePin>
}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40020000 	.word	0x40020000

08004a40 <Buzzer_Toggle>:

// Toggle the buzzer state with a specified delay
void Buzzer_Toggle(uint32_t delay)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
    Buzzer_On();
 8004a48:	f7ff ffe2 	bl	8004a10 <Buzzer_On>
    HAL_Delay(delay);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 fee3 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004a52:	f7ff ffe9 	bl	8004a28 <Buzzer_Off>
    HAL_Delay(delay);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 fede 	bl	8005818 <HAL_Delay>
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <Buzzer_UniquePattern>:

void Buzzer_UniquePattern(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
    // Pattern: Short-Short-Long-Short-Long
    // Total duration: 1000ms (1 second)

    Buzzer_On();
 8004a68:	f7ff ffd2 	bl	8004a10 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8004a6c:	2064      	movs	r0, #100	@ 0x64
 8004a6e:	f000 fed3 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004a72:	f7ff ffd9 	bl	8004a28 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8004a76:	2064      	movs	r0, #100	@ 0x64
 8004a78:	f000 fece 	bl	8005818 <HAL_Delay>

    Buzzer_On();
 8004a7c:	f7ff ffc8 	bl	8004a10 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8004a80:	2064      	movs	r0, #100	@ 0x64
 8004a82:	f000 fec9 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004a86:	f7ff ffcf 	bl	8004a28 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8004a8a:	2064      	movs	r0, #100	@ 0x64
 8004a8c:	f000 fec4 	bl	8005818 <HAL_Delay>

    Buzzer_On();
 8004a90:	f7ff ffbe 	bl	8004a10 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 8004a94:	20c8      	movs	r0, #200	@ 0xc8
 8004a96:	f000 febf 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004a9a:	f7ff ffc5 	bl	8004a28 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8004a9e:	2064      	movs	r0, #100	@ 0x64
 8004aa0:	f000 feba 	bl	8005818 <HAL_Delay>

    Buzzer_On();
 8004aa4:	f7ff ffb4 	bl	8004a10 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8004aa8:	2064      	movs	r0, #100	@ 0x64
 8004aaa:	f000 feb5 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004aae:	f7ff ffbb 	bl	8004a28 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8004ab2:	2064      	movs	r0, #100	@ 0x64
 8004ab4:	f000 feb0 	bl	8005818 <HAL_Delay>

    Buzzer_On();
 8004ab8:	f7ff ffaa 	bl	8004a10 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 8004abc:	20c8      	movs	r0, #200	@ 0xc8
 8004abe:	f000 feab 	bl	8005818 <HAL_Delay>
    Buzzer_Off();
 8004ac2:	f7ff ffb1 	bl	8004a28 <Buzzer_Off>
    // No delay at the end to make it exactly 1 second
}
 8004ac6:	bf00      	nop
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <Buzzer_ErrorPattern>:
    Buzzer_Off();
}


void Buzzer_ErrorPattern(void)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b084      	sub	sp, #16
 8004ace:	af00      	add	r7, sp, #0
    // Three short beeps
    for (int i = 0; i < 3; i++) {
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	e00c      	b.n	8004af0 <Buzzer_ErrorPattern+0x26>
        Buzzer_On();
 8004ad6:	f7ff ff9b 	bl	8004a10 <Buzzer_On>
        HAL_Delay(100);
 8004ada:	2064      	movs	r0, #100	@ 0x64
 8004adc:	f000 fe9c 	bl	8005818 <HAL_Delay>
        Buzzer_Off();
 8004ae0:	f7ff ffa2 	bl	8004a28 <Buzzer_Off>
        HAL_Delay(100);
 8004ae4:	2064      	movs	r0, #100	@ 0x64
 8004ae6:	f000 fe97 	bl	8005818 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	3301      	adds	r3, #1
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	ddef      	ble.n	8004ad6 <Buzzer_ErrorPattern+0xc>
    }

    // Three long beeps
    for (int i = 0; i < 3; i++) {
 8004af6:	2300      	movs	r3, #0
 8004af8:	60bb      	str	r3, [r7, #8]
 8004afa:	e00d      	b.n	8004b18 <Buzzer_ErrorPattern+0x4e>
        Buzzer_On();
 8004afc:	f7ff ff88 	bl	8004a10 <Buzzer_On>
        HAL_Delay(300);
 8004b00:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004b04:	f000 fe88 	bl	8005818 <HAL_Delay>
        Buzzer_Off();
 8004b08:	f7ff ff8e 	bl	8004a28 <Buzzer_Off>
        HAL_Delay(100);
 8004b0c:	2064      	movs	r0, #100	@ 0x64
 8004b0e:	f000 fe83 	bl	8005818 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	3301      	adds	r3, #1
 8004b16:	60bb      	str	r3, [r7, #8]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	ddee      	ble.n	8004afc <Buzzer_ErrorPattern+0x32>
    }

    // Three short beeps again
    for (int i = 0; i < 3; i++) {
 8004b1e:	2300      	movs	r3, #0
 8004b20:	607b      	str	r3, [r7, #4]
 8004b22:	e00c      	b.n	8004b3e <Buzzer_ErrorPattern+0x74>
        Buzzer_On();
 8004b24:	f7ff ff74 	bl	8004a10 <Buzzer_On>
        HAL_Delay(100);
 8004b28:	2064      	movs	r0, #100	@ 0x64
 8004b2a:	f000 fe75 	bl	8005818 <HAL_Delay>
        Buzzer_Off();
 8004b2e:	f7ff ff7b 	bl	8004a28 <Buzzer_Off>
        HAL_Delay(100);
 8004b32:	2064      	movs	r0, #100	@ 0x64
 8004b34:	f000 fe70 	bl	8005818 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	607b      	str	r3, [r7, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	ddef      	ble.n	8004b24 <Buzzer_ErrorPattern+0x5a>
    }

    // 1-second pause before repeating
    HAL_Delay(1000);
 8004b44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004b48:	f000 fe66 	bl	8005818 <HAL_Delay>
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <i2c_mux_select>:

	// Ensure all channels are disabled by default
	return i2c_mux_select_multi(mux, 0);
}

int i2c_mux_select(i2c_mux_t* mux, int ch) {
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]

	// If ch is in range 0-7 then one channel is enabled, else all are disabled
	uint8_t mask = 1 << ch;
 8004b5e:	2201      	movs	r2, #1
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	73fb      	strb	r3, [r7, #15]
	return i2c_mux_select_multi(mux, mask);
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f805 	bl	8004b7c <i2c_mux_select_multi>
 8004b72:	4603      	mov	r3, r0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <i2c_mux_select_multi>:

int i2c_mux_select_multi(i2c_mux_t* mux, uint8_t mask) {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af02      	add	r7, sp, #8
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	70fb      	strb	r3, [r7, #3]
	if (mux->hi2c == NULL) return 1;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d101      	bne.n	8004b94 <i2c_mux_select_multi+0x18>
 8004b90:	2301      	movs	r3, #1
 8004b92:	e02f      	b.n	8004bf4 <i2c_mux_select_multi+0x78>

	// Transmit bitmask to multiplexer
	uint8_t addr = (I2C_MUX_BASE_ADDR + mux->addr_offset) << 1;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	7a9b      	ldrb	r3, [r3, #10]
 8004b98:	3370      	adds	r3, #112	@ 0x70
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_I2C_Master_Transmit(mux->hi2c, addr, &mask, 1, I2C_MUX_TIMEOUT);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
 8004ba6:	b299      	uxth	r1, r3
 8004ba8:	1cfa      	adds	r2, r7, #3
 8004baa:	2301      	movs	r3, #1
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	2301      	movs	r3, #1
 8004bb0:	f002 f9fe 	bl	8006fb0 <HAL_I2C_Master_Transmit>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK) return 1;
 8004bb8:	7bbb      	ldrb	r3, [r7, #14]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <i2c_mux_select_multi+0x46>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e018      	b.n	8004bf4 <i2c_mux_select_multi+0x78>

	// Read back bitmask from multiplexer to verify
	uint8_t mask_check = 0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	737b      	strb	r3, [r7, #13]
	res = HAL_I2C_Master_Receive(mux->hi2c, addr, &mask_check, 1, I2C_MUX_TIMEOUT);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	b299      	uxth	r1, r3
 8004bce:	f107 020d 	add.w	r2, r7, #13
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	f002 fae8 	bl	80071ac <HAL_I2C_Master_Receive>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK || mask_check != mask) return 1;
 8004be0:	7bbb      	ldrb	r3, [r7, #14]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d103      	bne.n	8004bee <i2c_mux_select_multi+0x72>
 8004be6:	7b7a      	ldrb	r2, [r7, #13]
 8004be8:	78fb      	ldrb	r3, [r7, #3]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d001      	beq.n	8004bf2 <i2c_mux_select_multi+0x76>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <i2c_mux_select_multi+0x78>
	return 0;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <AnalogMux_SelectChannel>:
/**
 * @brief Select a channel on the multiplexer
 * @param channel Channel number (0-15)
 */
void AnalogMux_SelectChannel(uint8_t channel)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
    // Ensure channel is within valid range (0-15)
    if (channel > 15)
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	2b0f      	cmp	r3, #15
 8004c0a:	d901      	bls.n	8004c10 <AnalogMux_SelectChannel+0x14>
        channel = 15;
 8004c0c:	230f      	movs	r3, #15
 8004c0e:	71fb      	strb	r3, [r7, #7]

    // Set S0 (least significant bit)
    if (channel & 0x01)
 8004c10:	79fb      	ldrb	r3, [r7, #7]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d006      	beq.n	8004c28 <AnalogMux_SelectChannel+0x2c>
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_SET);
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004c20:	4823      	ldr	r0, [pc, #140]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c22:	f002 f84f 	bl	8006cc4 <HAL_GPIO_WritePin>
 8004c26:	e005      	b.n	8004c34 <AnalogMux_SelectChannel+0x38>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_RESET);
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004c2e:	4820      	ldr	r0, [pc, #128]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c30:	f002 f848 	bl	8006cc4 <HAL_GPIO_WritePin>

    // Set S1
    if (channel & 0x02)
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d006      	beq.n	8004c4c <AnalogMux_SelectChannel+0x50>
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_SET);
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004c44:	481a      	ldr	r0, [pc, #104]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c46:	f002 f83d 	bl	8006cc4 <HAL_GPIO_WritePin>
 8004c4a:	e005      	b.n	8004c58 <AnalogMux_SelectChannel+0x5c>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_RESET);
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004c52:	4817      	ldr	r0, [pc, #92]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c54:	f002 f836 	bl	8006cc4 <HAL_GPIO_WritePin>

    // Set S2
    if (channel & 0x04)
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	f003 0304 	and.w	r3, r3, #4
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d006      	beq.n	8004c70 <AnalogMux_SelectChannel+0x74>
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_SET);
 8004c62:	2201      	movs	r2, #1
 8004c64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004c68:	4811      	ldr	r0, [pc, #68]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c6a:	f002 f82b 	bl	8006cc4 <HAL_GPIO_WritePin>
 8004c6e:	e005      	b.n	8004c7c <AnalogMux_SelectChannel+0x80>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_RESET);
 8004c70:	2200      	movs	r2, #0
 8004c72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004c76:	480e      	ldr	r0, [pc, #56]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c78:	f002 f824 	bl	8006cc4 <HAL_GPIO_WritePin>

    // Set S3 (most significant bit)
    if (channel & 0x08)
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d006      	beq.n	8004c94 <AnalogMux_SelectChannel+0x98>
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_SET);
 8004c86:	2201      	movs	r2, #1
 8004c88:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c8c:	4808      	ldr	r0, [pc, #32]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c8e:	f002 f819 	bl	8006cc4 <HAL_GPIO_WritePin>
 8004c92:	e005      	b.n	8004ca0 <AnalogMux_SelectChannel+0xa4>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_RESET);
 8004c94:	2200      	movs	r2, #0
 8004c96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c9a:	4805      	ldr	r0, [pc, #20]	@ (8004cb0 <AnalogMux_SelectChannel+0xb4>)
 8004c9c:	f002 f812 	bl	8006cc4 <HAL_GPIO_WritePin>

    // Add short delay for the multiplexer to settle
    // Typically 0.5-1 microsecond is enough for the CD74HC4067
    delayMicroseconds(1);
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	f7fc fd13 	bl	80016cc <delayMicroseconds>
}
 8004ca6:	bf00      	nop
 8004ca8:	3708      	adds	r7, #8
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	40020400 	.word	0x40020400

08004cb4 <AnalogMux_ReadADC>:
/**
 * @brief Read the ADC value from the currently selected channel
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadADC(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
    uint16_t adcValue = 0;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	80fb      	strh	r3, [r7, #6]

    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 8004cbe:	480b      	ldr	r0, [pc, #44]	@ (8004cec <AnalogMux_ReadADC+0x38>)
 8004cc0:	f000 fe12 	bl	80058e8 <HAL_ADC_Start>

    // Wait for conversion to complete (timeout after 100 cycles)
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8004cc4:	2164      	movs	r1, #100	@ 0x64
 8004cc6:	4809      	ldr	r0, [pc, #36]	@ (8004cec <AnalogMux_ReadADC+0x38>)
 8004cc8:	f000 ff13 	bl	8005af2 <HAL_ADC_PollForConversion>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d104      	bne.n	8004cdc <AnalogMux_ReadADC+0x28>
    {
        // Read the converted value
        adcValue = HAL_ADC_GetValue(&hadc1);
 8004cd2:	4806      	ldr	r0, [pc, #24]	@ (8004cec <AnalogMux_ReadADC+0x38>)
 8004cd4:	f000 ff98 	bl	8005c08 <HAL_ADC_GetValue>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	80fb      	strh	r3, [r7, #6]
    }

    // Stop ADC conversion
    HAL_ADC_Stop(&hadc1);
 8004cdc:	4803      	ldr	r0, [pc, #12]	@ (8004cec <AnalogMux_ReadADC+0x38>)
 8004cde:	f000 fed5 	bl	8005a8c <HAL_ADC_Stop>

    return adcValue;
 8004ce2:	88fb      	ldrh	r3, [r7, #6]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	200002f8 	.word	0x200002f8

08004cf0 <AnalogMux_ReadChannel>:
 * @brief Read ADC value from a specific channel (selects channel then reads)
 * @param channel Channel number (0-15)
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadChannel(uint8_t channel)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	71fb      	strb	r3, [r7, #7]
    // Select the desired channel
    AnalogMux_SelectChannel(channel);
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7ff ff7d 	bl	8004bfc <AnalogMux_SelectChannel>

    // Allow settling time for the analog signal
    delayMicroseconds(5);
 8004d02:	2005      	movs	r0, #5
 8004d04:	f7fc fce2 	bl	80016cc <delayMicroseconds>

    // Read and return the ADC value
    return AnalogMux_ReadADC();
 8004d08:	f7ff ffd4 	bl	8004cb4 <AnalogMux_ReadADC>
 8004d0c:	4603      	mov	r3, r0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <PCA9685_SetBit>:
  * @param  Bit: Bit position to modify (0-7)
  * @param  Value: Value to set (0 or 1)
  * @retval None
  */
void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af04      	add	r7, sp, #16
 8004d1e:	4603      	mov	r3, r0
 8004d20:	71fb      	strb	r3, [r7, #7]
 8004d22:	460b      	mov	r3, r1
 8004d24:	71bb      	strb	r3, [r7, #6]
 8004d26:	4613      	mov	r3, r2
 8004d28:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  // Read all 8 bits and set only one bit to 0/1 and write all 8 bits back
  HAL_I2C_Mem_Read(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	230a      	movs	r3, #10
 8004d30:	9302      	str	r3, [sp, #8]
 8004d32:	2301      	movs	r3, #1
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	f107 030f 	add.w	r3, r7, #15
 8004d3a:	9300      	str	r3, [sp, #0]
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	2180      	movs	r1, #128	@ 0x80
 8004d40:	4819      	ldr	r0, [pc, #100]	@ (8004da8 <PCA9685_SetBit+0x90>)
 8004d42:	f002 fd5f 	bl	8007804 <HAL_I2C_Mem_Read>
  if (Value == 0)
 8004d46:	797b      	ldrb	r3, [r7, #5]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10d      	bne.n	8004d68 <PCA9685_SetBit+0x50>
    readValue &= ~(1 << Bit);
 8004d4c:	79bb      	ldrb	r3, [r7, #6]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	b25b      	sxtb	r3, r3
 8004d56:	43db      	mvns	r3, r3
 8004d58:	b25a      	sxtb	r2, r3
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
 8004d5c:	b25b      	sxtb	r3, r3
 8004d5e:	4013      	ands	r3, r2
 8004d60:	b25b      	sxtb	r3, r3
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	73fb      	strb	r3, [r7, #15]
 8004d66:	e00a      	b.n	8004d7e <PCA9685_SetBit+0x66>
  else
    readValue |= (1 << Bit);
 8004d68:	79bb      	ldrb	r3, [r7, #6]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	b25a      	sxtb	r2, r3
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	b25b      	sxtb	r3, r3
 8004d76:	4313      	orrs	r3, r2
 8004d78:	b25b      	sxtb	r3, r3
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8004d7e:	79fb      	ldrb	r3, [r7, #7]
 8004d80:	b29a      	uxth	r2, r3
 8004d82:	230a      	movs	r3, #10
 8004d84:	9302      	str	r3, [sp, #8]
 8004d86:	2301      	movs	r3, #1
 8004d88:	9301      	str	r3, [sp, #4]
 8004d8a:	f107 030f 	add.w	r3, r7, #15
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	2301      	movs	r3, #1
 8004d92:	2180      	movs	r1, #128	@ 0x80
 8004d94:	4804      	ldr	r0, [pc, #16]	@ (8004da8 <PCA9685_SetBit+0x90>)
 8004d96:	f002 fc3b 	bl	8007610 <HAL_I2C_Mem_Write>
  HAL_Delay(1);
 8004d9a:	2001      	movs	r0, #1
 8004d9c:	f000 fd3c 	bl	8005818 <HAL_Delay>
}
 8004da0:	bf00      	nop
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	20000394 	.word	0x20000394

08004dac <PCA9685_SetPWMFrequency>:
  * @brief  Set PWM frequency (24Hz to 1526Hz)
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_SetPWMFrequency(uint16_t frequency)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af04      	add	r7, sp, #16
 8004db2:	4603      	mov	r3, r0
 8004db4:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;

  // Ensure frequency is within valid range
  if(frequency >= 1526)
 8004db6:	88fb      	ldrh	r3, [r7, #6]
 8004db8:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d902      	bls.n	8004dc6 <PCA9685_SetPWMFrequency+0x1a>
    prescale = 0x03;  // Maximum frequency (1526Hz)
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	73fb      	strb	r3, [r7, #15]
 8004dc4:	e00c      	b.n	8004de0 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24)
 8004dc6:	88fb      	ldrh	r3, [r7, #6]
 8004dc8:	2b18      	cmp	r3, #24
 8004dca:	d802      	bhi.n	8004dd2 <PCA9685_SetPWMFrequency+0x26>
    prescale = 0xFF;  // Minimum frequency (24Hz)
 8004dcc:	23ff      	movs	r3, #255	@ 0xff
 8004dce:	73fb      	strb	r3, [r7, #15]
 8004dd0:	e006      	b.n	8004de0 <PCA9685_SetPWMFrequency+0x34>
  else
    // Calculate prescale value based on 25MHz internal oscillator
    prescale = (uint8_t)(25000000 / (4096 * frequency));
 8004dd2:	88fb      	ldrh	r3, [r7, #6]
 8004dd4:	031b      	lsls	r3, r3, #12
 8004dd6:	4a12      	ldr	r2, [pc, #72]	@ (8004e20 <PCA9685_SetPWMFrequency+0x74>)
 8004dd8:	fb92 f3f3 	sdiv	r3, r2, r3
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	73fb      	strb	r3, [r7, #15]

  // Enter sleep mode before changing the frequency
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8004de0:	2201      	movs	r2, #1
 8004de2:	2104      	movs	r1, #4
 8004de4:	2000      	movs	r0, #0
 8004de6:	f7ff ff97 	bl	8004d18 <PCA9685_SetBit>

  // Set the prescale value
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, PCA9685_PRE_SCALE, 1, &prescale, 1, 10);
 8004dea:	230a      	movs	r3, #10
 8004dec:	9302      	str	r3, [sp, #8]
 8004dee:	2301      	movs	r3, #1
 8004df0:	9301      	str	r3, [sp, #4]
 8004df2:	f107 030f 	add.w	r3, r7, #15
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2301      	movs	r3, #1
 8004dfa:	22fe      	movs	r2, #254	@ 0xfe
 8004dfc:	2180      	movs	r1, #128	@ 0x80
 8004dfe:	4809      	ldr	r0, [pc, #36]	@ (8004e24 <PCA9685_SetPWMFrequency+0x78>)
 8004e00:	f002 fc06 	bl	8007610 <HAL_I2C_Mem_Write>

  // Exit sleep mode
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 8004e04:	2200      	movs	r2, #0
 8004e06:	2104      	movs	r1, #4
 8004e08:	2000      	movs	r0, #0
 8004e0a:	f7ff ff85 	bl	8004d18 <PCA9685_SetBit>

  // Restart all PWM channels
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8004e0e:	2201      	movs	r2, #1
 8004e10:	2107      	movs	r1, #7
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7ff ff80 	bl	8004d18 <PCA9685_SetBit>
}
 8004e18:	bf00      	nop
 8004e1a:	3710      	adds	r7, #16
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	017d7840 	.word	0x017d7840
 8004e24:	20000394 	.word	0x20000394

08004e28 <PCA9685_Init>:
  * @brief  Initialize PCA9685 with specified frequency
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_Init(uint16_t frequency)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	80fb      	strh	r3, [r7, #6]
  // Set desired PWM frequency (usually 50Hz for standard servos)
  PCA9685_SetPWMFrequency(frequency);
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff ffb9 	bl	8004dac <PCA9685_SetPWMFrequency>

  // Enable Auto-Increment for efficient register writing
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	2105      	movs	r1, #5
 8004e3e:	2000      	movs	r0, #0
 8004e40:	f7ff ff6a 	bl	8004d18 <PCA9685_SetBit>
}
 8004e44:	bf00      	nop
 8004e46:	3708      	adds	r7, #8
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <PCA9685_SetPWM>:
  * @param  OnTime: Value between 0-4095 for ON time
  * @param  OffTime: Value between 0-4095 for OFF time
  * @retval None
  */
void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af04      	add	r7, sp, #16
 8004e52:	4603      	mov	r3, r0
 8004e54:	71fb      	strb	r3, [r7, #7]
 8004e56:	460b      	mov	r3, r1
 8004e58:	80bb      	strh	r3, [r7, #4]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];

  // Calculate register address for the specified channel
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	3306      	adds	r3, #6
 8004e66:	73fb      	strb	r3, [r7, #15]

  // Prepare data bytes for ON and OFF times
  pwm[0] = OnTime & 0xFF;         // ON Low byte
 8004e68:	88bb      	ldrh	r3, [r7, #4]
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	723b      	strb	r3, [r7, #8]
  pwm[1] = (OnTime >> 8) & 0xFF;  // ON High byte
 8004e6e:	88bb      	ldrh	r3, [r7, #4]
 8004e70:	0a1b      	lsrs	r3, r3, #8
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;        // OFF Low byte
 8004e78:	887b      	ldrh	r3, [r7, #2]
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	72bb      	strb	r3, [r7, #10]
  pwm[3] = (OffTime >> 8) & 0xFF; // OFF High byte
 8004e7e:	887b      	ldrh	r3, [r7, #2]
 8004e80:	0a1b      	lsrs	r3, r3, #8
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	72fb      	strb	r3, [r7, #11]

  // Write all 4 bytes in a single I2C transaction
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	230a      	movs	r3, #10
 8004e8e:	9302      	str	r3, [sp, #8]
 8004e90:	2304      	movs	r3, #4
 8004e92:	9301      	str	r3, [sp, #4]
 8004e94:	f107 0308 	add.w	r3, r7, #8
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	2180      	movs	r1, #128	@ 0x80
 8004e9e:	4803      	ldr	r0, [pc, #12]	@ (8004eac <PCA9685_SetPWM+0x60>)
 8004ea0:	f002 fbb6 	bl	8007610 <HAL_I2C_Mem_Write>
}
 8004ea4:	bf00      	nop
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	20000394 	.word	0x20000394

08004eb0 <PCA9685_SetServoAngle>:
  * @param  Channel: Channel number (0-15)
  * @param  Angle: Desired angle (0-180 degrees)
  * @retval None
  */
void PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	ed87 0a00 	vstr	s0, [r7]
 8004ebc:	71fb      	strb	r3, [r7, #7]
  float pwmValue;

  // Limit angle to 0-180 range
  if (Angle < 0) Angle = 0;
 8004ebe:	edd7 7a00 	vldr	s15, [r7]
 8004ec2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eca:	d502      	bpl.n	8004ed2 <PCA9685_SetServoAngle+0x22>
 8004ecc:	f04f 0300 	mov.w	r3, #0
 8004ed0:	603b      	str	r3, [r7, #0]
  if (Angle > 180) Angle = 180;
 8004ed2:	edd7 7a00 	vldr	s15, [r7]
 8004ed6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004f60 <PCA9685_SetServoAngle+0xb0>
 8004eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee2:	dd01      	ble.n	8004ee8 <PCA9685_SetServoAngle+0x38>
 8004ee4:	4b1f      	ldr	r3, [pc, #124]	@ (8004f64 <PCA9685_SetServoAngle+0xb4>)
 8004ee6:	603b      	str	r3, [r7, #0]

  // Convert angle to PWM value
  // At 50Hz: 0° = 102.4 value (0.5ms), 180° = 511.9 value (2.5ms)
  pwmValue = (Angle * (511.9 - 102.4) / 180.0) + 102.4;
 8004ee8:	6838      	ldr	r0, [r7, #0]
 8004eea:	f7fb fb4d 	bl	8000588 <__aeabi_f2d>
 8004eee:	a318      	add	r3, pc, #96	@ (adr r3, 8004f50 <PCA9685_SetServoAngle+0xa0>)
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f7fb fba0 	bl	8000638 <__aeabi_dmul>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4610      	mov	r0, r2
 8004efe:	4619      	mov	r1, r3
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	4b18      	ldr	r3, [pc, #96]	@ (8004f68 <PCA9685_SetServoAngle+0xb8>)
 8004f06:	f7fb fcc1 	bl	800088c <__aeabi_ddiv>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4619      	mov	r1, r3
 8004f12:	a311      	add	r3, pc, #68	@ (adr r3, 8004f58 <PCA9685_SetServoAngle+0xa8>)
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f7fb f9d8 	bl	80002cc <__adddf3>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4610      	mov	r0, r2
 8004f22:	4619      	mov	r1, r3
 8004f24:	f7fb fe80 	bl	8000c28 <__aeabi_d2f>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	60fb      	str	r3, [r7, #12]

  // Set PWM with calculated value
  PCA9685_SetPWM(Channel, 0, (uint16_t)pwmValue);
 8004f2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f34:	ee17 3a90 	vmov	r3, s15
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff ff84 	bl	8004e4c <PCA9685_SetPWM>
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	f3af 8000 	nop.w
 8004f50:	00000000 	.word	0x00000000
 8004f54:	40799800 	.word	0x40799800
 8004f58:	9999999a 	.word	0x9999999a
 8004f5c:	40599999 	.word	0x40599999
 8004f60:	43340000 	.word	0x43340000
 8004f64:	43340000 	.word	0x43340000
 8004f68:	40668000 	.word	0x40668000

08004f6c <Init_Display>:

#include "display.h"

char bufnum[7];

void Init_Display(){
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af02      	add	r7, sp, #8
	SSD1306_Init();
 8004f72:	f000 f89b 	bl	80050ac <SSD1306_Init>
	SSD1306_DrawBitmap(0, 0, logo, 128, 64, 1);
 8004f76:	2301      	movs	r3, #1
 8004f78:	9301      	str	r3, [sp, #4]
 8004f7a:	2340      	movs	r3, #64	@ 0x40
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	2380      	movs	r3, #128	@ 0x80
 8004f80:	4a04      	ldr	r2, [pc, #16]	@ (8004f94 <Init_Display+0x28>)
 8004f82:	2100      	movs	r1, #0
 8004f84:	2000      	movs	r0, #0
 8004f86:	f000 faba 	bl	80054fe <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 8004f8a:	f000 f959 	bl	8005240 <SSD1306_UpdateScreen>
}
 8004f8e:	bf00      	nop
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	0800e28c 	.word	0x0800e28c

08004f98 <display_big_number>:

void display_big_number(uint8_t number){
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
	//SSD1306_Clear();
	sprintf (bufnum, "%d", number);
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	4909      	ldr	r1, [pc, #36]	@ (8004fcc <display_big_number+0x34>)
 8004fa8:	4809      	ldr	r0, [pc, #36]	@ (8004fd0 <display_big_number+0x38>)
 8004faa:	f006 fef3 	bl	800bd94 <siprintf>

    SSD1306_GotoXY (25,22); // goto 10, 10
 8004fae:	2116      	movs	r1, #22
 8004fb0:	2019      	movs	r0, #25
 8004fb2:	f000 f9eb 	bl	800538c <SSD1306_GotoXY>
    SSD1306_Puts (bufnum, &Font_16x26, 1); // print Hello
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	4906      	ldr	r1, [pc, #24]	@ (8004fd4 <display_big_number+0x3c>)
 8004fba:	4805      	ldr	r0, [pc, #20]	@ (8004fd0 <display_big_number+0x38>)
 8004fbc:	f000 fa7a 	bl	80054b4 <SSD1306_Puts>

    SSD1306_UpdateScreen(); // update screen
 8004fc0:	f000 f93e 	bl	8005240 <SSD1306_UpdateScreen>
}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	0800e1f8 	.word	0x0800e1f8
 8004fd0:	200009b8 	.word	0x200009b8
 8004fd4:	2000008c 	.word	0x2000008c

08004fd8 <display_text>:


void display_text(const char *text, uint8_t x, uint8_t y) {
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b090      	sub	sp, #64	@ 0x40
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	70fb      	strb	r3, [r7, #3]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	70bb      	strb	r3, [r7, #2]
    char buffer[50];  // Adjust size based on your needs
    strncpy(buffer, text, sizeof(buffer) - 1);
 8004fe8:	f107 030c 	add.w	r3, r7, #12
 8004fec:	2231      	movs	r2, #49	@ 0x31
 8004fee:	6879      	ldr	r1, [r7, #4]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f006 ff3c 	bl	800be6e <strncpy>
    buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    SSD1306_GotoXY(x, y); // Set cursor position
 8004ffc:	78fb      	ldrb	r3, [r7, #3]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	78ba      	ldrb	r2, [r7, #2]
 8005002:	b292      	uxth	r2, r2
 8005004:	4611      	mov	r1, r2
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f9c0 	bl	800538c <SSD1306_GotoXY>
    SSD1306_Puts(buffer, &Font_11x18, 1); // Display the text with the specified font
 800500c:	f107 030c 	add.w	r3, r7, #12
 8005010:	2201      	movs	r2, #1
 8005012:	4905      	ldr	r1, [pc, #20]	@ (8005028 <display_text+0x50>)
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fa4d 	bl	80054b4 <SSD1306_Puts>
    SSD1306_UpdateScreen(); // Refresh the screen to show the text
 800501a:	f000 f911 	bl	8005240 <SSD1306_UpdateScreen>
}
 800501e:	bf00      	nop
 8005020:	3740      	adds	r7, #64	@ 0x40
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	20000084 	.word	0x20000084

0800502c <display_clear>:

void display_clear(){
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8005030:	f000 facd 	bl	80055ce <SSD1306_Clear>
	SSD1306_UpdateScreen(); // update screen
 8005034:	f000 f904 	bl	8005240 <SSD1306_UpdateScreen>
}
 8005038:	bf00      	nop
 800503a:	bd80      	pop	{r7, pc}

0800503c <display_message>:

void display_message(const char *text, uint8_t x, uint8_t y){
 800503c:	b580      	push	{r7, lr}
 800503e:	b090      	sub	sp, #64	@ 0x40
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	70fb      	strb	r3, [r7, #3]
 8005048:	4613      	mov	r3, r2
 800504a:	70bb      	strb	r3, [r7, #2]
	char buffer[50];  // Adjust size based on your needs
	strncpy(buffer, text, sizeof(buffer) - 1);
 800504c:	f107 030c 	add.w	r3, r7, #12
 8005050:	2231      	movs	r2, #49	@ 0x31
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	4618      	mov	r0, r3
 8005056:	f006 ff0a 	bl	800be6e <strncpy>
	buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 800505a:	2300      	movs	r3, #0
 800505c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	SSD1306_GotoXY(x, y); // Set cursor position
 8005060:	78fb      	ldrb	r3, [r7, #3]
 8005062:	b29b      	uxth	r3, r3
 8005064:	78ba      	ldrb	r2, [r7, #2]
 8005066:	b292      	uxth	r2, r2
 8005068:	4611      	mov	r1, r2
 800506a:	4618      	mov	r0, r3
 800506c:	f000 f98e 	bl	800538c <SSD1306_GotoXY>
	SSD1306_Puts(buffer, &Font_7x10, 1); // Display the text with the specified font
 8005070:	f107 030c 	add.w	r3, r7, #12
 8005074:	2201      	movs	r2, #1
 8005076:	4905      	ldr	r1, [pc, #20]	@ (800508c <display_message+0x50>)
 8005078:	4618      	mov	r0, r3
 800507a:	f000 fa1b 	bl	80054b4 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // Refresh the screen to show the text
 800507e:	f000 f8df 	bl	8005240 <SSD1306_UpdateScreen>
}
 8005082:	bf00      	nop
 8005084:	3740      	adds	r7, #64	@ 0x40
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	2000007c 	.word	0x2000007c

08005090 <display_headding>:

void display_headding(const char *text){
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	display_text(text, 2, 3);
 8005098:	2203      	movs	r2, #3
 800509a:	2102      	movs	r1, #2
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7ff ff9b 	bl	8004fd8 <display_text>
}
 80050a2:	bf00      	nop
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0

	i2c_mux_select(&mux, 0);
 80050b2:	2100      	movs	r1, #0
 80050b4:	485f      	ldr	r0, [pc, #380]	@ (8005234 <SSD1306_Init+0x188>)
 80050b6:	f7ff fd4d 	bl	8004b54 <i2c_mux_select>

	/* Init I2C */
	ssd1306_I2C_Init();
 80050ba:	f000 fa91 	bl	80055e0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80050be:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80050c2:	2201      	movs	r2, #1
 80050c4:	2178      	movs	r1, #120	@ 0x78
 80050c6:	485c      	ldr	r0, [pc, #368]	@ (8005238 <SSD1306_Init+0x18c>)
 80050c8:	f002 fdce 	bl	8007c68 <HAL_I2C_IsDeviceReady>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <SSD1306_Init+0x2a>
		/* Return false */
		return 0;
 80050d2:	2300      	movs	r3, #0
 80050d4:	e0a9      	b.n	800522a <SSD1306_Init+0x17e>
	}

	/* A little delay */
	uint32_t p = 2500;
 80050d6:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80050da:	607b      	str	r3, [r7, #4]
	while(p>0)
 80050dc:	e002      	b.n	80050e4 <SSD1306_Init+0x38>
		p--;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1f9      	bne.n	80050de <SSD1306_Init+0x32>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80050ea:	22ae      	movs	r2, #174	@ 0xae
 80050ec:	2100      	movs	r1, #0
 80050ee:	2078      	movs	r0, #120	@ 0x78
 80050f0:	f000 fafc 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80050f4:	2220      	movs	r2, #32
 80050f6:	2100      	movs	r1, #0
 80050f8:	2078      	movs	r0, #120	@ 0x78
 80050fa:	f000 faf7 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80050fe:	2210      	movs	r2, #16
 8005100:	2100      	movs	r1, #0
 8005102:	2078      	movs	r0, #120	@ 0x78
 8005104:	f000 faf2 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005108:	22b0      	movs	r2, #176	@ 0xb0
 800510a:	2100      	movs	r1, #0
 800510c:	2078      	movs	r0, #120	@ 0x78
 800510e:	f000 faed 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8005112:	22c8      	movs	r2, #200	@ 0xc8
 8005114:	2100      	movs	r1, #0
 8005116:	2078      	movs	r0, #120	@ 0x78
 8005118:	f000 fae8 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800511c:	2200      	movs	r2, #0
 800511e:	2100      	movs	r1, #0
 8005120:	2078      	movs	r0, #120	@ 0x78
 8005122:	f000 fae3 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8005126:	2210      	movs	r2, #16
 8005128:	2100      	movs	r1, #0
 800512a:	2078      	movs	r0, #120	@ 0x78
 800512c:	f000 fade 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8005130:	2240      	movs	r2, #64	@ 0x40
 8005132:	2100      	movs	r1, #0
 8005134:	2078      	movs	r0, #120	@ 0x78
 8005136:	f000 fad9 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800513a:	2281      	movs	r2, #129	@ 0x81
 800513c:	2100      	movs	r1, #0
 800513e:	2078      	movs	r0, #120	@ 0x78
 8005140:	f000 fad4 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8005144:	22ff      	movs	r2, #255	@ 0xff
 8005146:	2100      	movs	r1, #0
 8005148:	2078      	movs	r0, #120	@ 0x78
 800514a:	f000 facf 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800514e:	22a1      	movs	r2, #161	@ 0xa1
 8005150:	2100      	movs	r1, #0
 8005152:	2078      	movs	r0, #120	@ 0x78
 8005154:	f000 faca 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8005158:	22a6      	movs	r2, #166	@ 0xa6
 800515a:	2100      	movs	r1, #0
 800515c:	2078      	movs	r0, #120	@ 0x78
 800515e:	f000 fac5 	bl	80056ec <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005162:	22a8      	movs	r2, #168	@ 0xa8
 8005164:	2100      	movs	r1, #0
 8005166:	2078      	movs	r0, #120	@ 0x78
 8005168:	f000 fac0 	bl	80056ec <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 800516c:	223f      	movs	r2, #63	@ 0x3f
 800516e:	2100      	movs	r1, #0
 8005170:	2078      	movs	r0, #120	@ 0x78
 8005172:	f000 fabb 	bl	80056ec <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005176:	22a4      	movs	r2, #164	@ 0xa4
 8005178:	2100      	movs	r1, #0
 800517a:	2078      	movs	r0, #120	@ 0x78
 800517c:	f000 fab6 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8005180:	22d3      	movs	r2, #211	@ 0xd3
 8005182:	2100      	movs	r1, #0
 8005184:	2078      	movs	r0, #120	@ 0x78
 8005186:	f000 fab1 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800518a:	2200      	movs	r2, #0
 800518c:	2100      	movs	r1, #0
 800518e:	2078      	movs	r0, #120	@ 0x78
 8005190:	f000 faac 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8005194:	22d5      	movs	r2, #213	@ 0xd5
 8005196:	2100      	movs	r1, #0
 8005198:	2078      	movs	r0, #120	@ 0x78
 800519a:	f000 faa7 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800519e:	22f0      	movs	r2, #240	@ 0xf0
 80051a0:	2100      	movs	r1, #0
 80051a2:	2078      	movs	r0, #120	@ 0x78
 80051a4:	f000 faa2 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80051a8:	22d9      	movs	r2, #217	@ 0xd9
 80051aa:	2100      	movs	r1, #0
 80051ac:	2078      	movs	r0, #120	@ 0x78
 80051ae:	f000 fa9d 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80051b2:	2222      	movs	r2, #34	@ 0x22
 80051b4:	2100      	movs	r1, #0
 80051b6:	2078      	movs	r0, #120	@ 0x78
 80051b8:	f000 fa98 	bl	80056ec <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80051bc:	22da      	movs	r2, #218	@ 0xda
 80051be:	2100      	movs	r1, #0
 80051c0:	2078      	movs	r0, #120	@ 0x78
 80051c2:	f000 fa93 	bl	80056ec <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 80051c6:	2212      	movs	r2, #18
 80051c8:	2100      	movs	r1, #0
 80051ca:	2078      	movs	r0, #120	@ 0x78
 80051cc:	f000 fa8e 	bl	80056ec <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80051d0:	22db      	movs	r2, #219	@ 0xdb
 80051d2:	2100      	movs	r1, #0
 80051d4:	2078      	movs	r0, #120	@ 0x78
 80051d6:	f000 fa89 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80051da:	2220      	movs	r2, #32
 80051dc:	2100      	movs	r1, #0
 80051de:	2078      	movs	r0, #120	@ 0x78
 80051e0:	f000 fa84 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80051e4:	228d      	movs	r2, #141	@ 0x8d
 80051e6:	2100      	movs	r1, #0
 80051e8:	2078      	movs	r0, #120	@ 0x78
 80051ea:	f000 fa7f 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80051ee:	2214      	movs	r2, #20
 80051f0:	2100      	movs	r1, #0
 80051f2:	2078      	movs	r0, #120	@ 0x78
 80051f4:	f000 fa7a 	bl	80056ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80051f8:	22af      	movs	r2, #175	@ 0xaf
 80051fa:	2100      	movs	r1, #0
 80051fc:	2078      	movs	r0, #120	@ 0x78
 80051fe:	f000 fa75 	bl	80056ec <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8005202:	222e      	movs	r2, #46	@ 0x2e
 8005204:	2100      	movs	r1, #0
 8005206:	2078      	movs	r0, #120	@ 0x78
 8005208:	f000 fa70 	bl	80056ec <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800520c:	2000      	movs	r0, #0
 800520e:	f000 f845 	bl	800529c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8005212:	f000 f815 	bl	8005240 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8005216:	4b09      	ldr	r3, [pc, #36]	@ (800523c <SSD1306_Init+0x190>)
 8005218:	2200      	movs	r2, #0
 800521a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800521c:	4b07      	ldr	r3, [pc, #28]	@ (800523c <SSD1306_Init+0x190>)
 800521e:	2200      	movs	r2, #0
 8005220:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8005222:	4b06      	ldr	r3, [pc, #24]	@ (800523c <SSD1306_Init+0x190>)
 8005224:	2201      	movs	r2, #1
 8005226:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8005228:	2301      	movs	r3, #1
}
 800522a:	4618      	mov	r0, r3
 800522c:	3708      	adds	r7, #8
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	20000054 	.word	0x20000054
 8005238:	20000340 	.word	0x20000340
 800523c:	20000dc0 	.word	0x20000dc0

08005240 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8005246:	2300      	movs	r3, #0
 8005248:	71fb      	strb	r3, [r7, #7]
 800524a:	e01d      	b.n	8005288 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800524c:	79fb      	ldrb	r3, [r7, #7]
 800524e:	3b50      	subs	r3, #80	@ 0x50
 8005250:	b2db      	uxtb	r3, r3
 8005252:	461a      	mov	r2, r3
 8005254:	2100      	movs	r1, #0
 8005256:	2078      	movs	r0, #120	@ 0x78
 8005258:	f000 fa48 	bl	80056ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800525c:	2200      	movs	r2, #0
 800525e:	2100      	movs	r1, #0
 8005260:	2078      	movs	r0, #120	@ 0x78
 8005262:	f000 fa43 	bl	80056ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8005266:	2210      	movs	r2, #16
 8005268:	2100      	movs	r1, #0
 800526a:	2078      	movs	r0, #120	@ 0x78
 800526c:	f000 fa3e 	bl	80056ec <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8005270:	79fb      	ldrb	r3, [r7, #7]
 8005272:	01db      	lsls	r3, r3, #7
 8005274:	4a08      	ldr	r2, [pc, #32]	@ (8005298 <SSD1306_UpdateScreen+0x58>)
 8005276:	441a      	add	r2, r3
 8005278:	2380      	movs	r3, #128	@ 0x80
 800527a:	2140      	movs	r1, #64	@ 0x40
 800527c:	2078      	movs	r0, #120	@ 0x78
 800527e:	f000 f9c9 	bl	8005614 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8005282:	79fb      	ldrb	r3, [r7, #7]
 8005284:	3301      	adds	r3, #1
 8005286:	71fb      	strb	r3, [r7, #7]
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	2b07      	cmp	r3, #7
 800528c:	d9de      	bls.n	800524c <SSD1306_UpdateScreen+0xc>
	}
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	200009c0 	.word	0x200009c0

0800529c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4603      	mov	r3, r0
 80052a4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <SSD1306_Fill+0x14>
 80052ac:	2300      	movs	r3, #0
 80052ae:	e000      	b.n	80052b2 <SSD1306_Fill+0x16>
 80052b0:	23ff      	movs	r3, #255	@ 0xff
 80052b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052b6:	4619      	mov	r1, r3
 80052b8:	4803      	ldr	r0, [pc, #12]	@ (80052c8 <SSD1306_Fill+0x2c>)
 80052ba:	f006 fdd0 	bl	800be5e <memset>
}
 80052be:	bf00      	nop
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	200009c0 	.word	0x200009c0

080052cc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	80fb      	strh	r3, [r7, #6]
 80052d6:	460b      	mov	r3, r1
 80052d8:	80bb      	strh	r3, [r7, #4]
 80052da:	4613      	mov	r3, r2
 80052dc:	70fb      	strb	r3, [r7, #3]
	if (
 80052de:	88fb      	ldrh	r3, [r7, #6]
 80052e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80052e2:	d848      	bhi.n	8005376 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80052e4:	88bb      	ldrh	r3, [r7, #4]
 80052e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80052e8:	d845      	bhi.n	8005376 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80052ea:	4b26      	ldr	r3, [pc, #152]	@ (8005384 <SSD1306_DrawPixel+0xb8>)
 80052ec:	791b      	ldrb	r3, [r3, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d006      	beq.n	8005300 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80052f2:	78fb      	ldrb	r3, [r7, #3]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bf0c      	ite	eq
 80052f8:	2301      	moveq	r3, #1
 80052fa:	2300      	movne	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d11a      	bne.n	800533c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005306:	88fa      	ldrh	r2, [r7, #6]
 8005308:	88bb      	ldrh	r3, [r7, #4]
 800530a:	08db      	lsrs	r3, r3, #3
 800530c:	b298      	uxth	r0, r3
 800530e:	4603      	mov	r3, r0
 8005310:	01db      	lsls	r3, r3, #7
 8005312:	4413      	add	r3, r2
 8005314:	4a1c      	ldr	r2, [pc, #112]	@ (8005388 <SSD1306_DrawPixel+0xbc>)
 8005316:	5cd3      	ldrb	r3, [r2, r3]
 8005318:	b25a      	sxtb	r2, r3
 800531a:	88bb      	ldrh	r3, [r7, #4]
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	2101      	movs	r1, #1
 8005322:	fa01 f303 	lsl.w	r3, r1, r3
 8005326:	b25b      	sxtb	r3, r3
 8005328:	4313      	orrs	r3, r2
 800532a:	b259      	sxtb	r1, r3
 800532c:	88fa      	ldrh	r2, [r7, #6]
 800532e:	4603      	mov	r3, r0
 8005330:	01db      	lsls	r3, r3, #7
 8005332:	4413      	add	r3, r2
 8005334:	b2c9      	uxtb	r1, r1
 8005336:	4a14      	ldr	r2, [pc, #80]	@ (8005388 <SSD1306_DrawPixel+0xbc>)
 8005338:	54d1      	strb	r1, [r2, r3]
 800533a:	e01d      	b.n	8005378 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800533c:	88fa      	ldrh	r2, [r7, #6]
 800533e:	88bb      	ldrh	r3, [r7, #4]
 8005340:	08db      	lsrs	r3, r3, #3
 8005342:	b298      	uxth	r0, r3
 8005344:	4603      	mov	r3, r0
 8005346:	01db      	lsls	r3, r3, #7
 8005348:	4413      	add	r3, r2
 800534a:	4a0f      	ldr	r2, [pc, #60]	@ (8005388 <SSD1306_DrawPixel+0xbc>)
 800534c:	5cd3      	ldrb	r3, [r2, r3]
 800534e:	b25a      	sxtb	r2, r3
 8005350:	88bb      	ldrh	r3, [r7, #4]
 8005352:	f003 0307 	and.w	r3, r3, #7
 8005356:	2101      	movs	r1, #1
 8005358:	fa01 f303 	lsl.w	r3, r1, r3
 800535c:	b25b      	sxtb	r3, r3
 800535e:	43db      	mvns	r3, r3
 8005360:	b25b      	sxtb	r3, r3
 8005362:	4013      	ands	r3, r2
 8005364:	b259      	sxtb	r1, r3
 8005366:	88fa      	ldrh	r2, [r7, #6]
 8005368:	4603      	mov	r3, r0
 800536a:	01db      	lsls	r3, r3, #7
 800536c:	4413      	add	r3, r2
 800536e:	b2c9      	uxtb	r1, r1
 8005370:	4a05      	ldr	r2, [pc, #20]	@ (8005388 <SSD1306_DrawPixel+0xbc>)
 8005372:	54d1      	strb	r1, [r2, r3]
 8005374:	e000      	b.n	8005378 <SSD1306_DrawPixel+0xac>
		return;
 8005376:	bf00      	nop
	}
}
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	20000dc0 	.word	0x20000dc0
 8005388:	200009c0 	.word	0x200009c0

0800538c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	4603      	mov	r3, r0
 8005394:	460a      	mov	r2, r1
 8005396:	80fb      	strh	r3, [r7, #6]
 8005398:	4613      	mov	r3, r2
 800539a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800539c:	4a05      	ldr	r2, [pc, #20]	@ (80053b4 <SSD1306_GotoXY+0x28>)
 800539e:	88fb      	ldrh	r3, [r7, #6]
 80053a0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80053a2:	4a04      	ldr	r2, [pc, #16]	@ (80053b4 <SSD1306_GotoXY+0x28>)
 80053a4:	88bb      	ldrh	r3, [r7, #4]
 80053a6:	8053      	strh	r3, [r2, #2]
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	20000dc0 	.word	0x20000dc0

080053b8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b086      	sub	sp, #24
 80053bc:	af00      	add	r7, sp, #0
 80053be:	4603      	mov	r3, r0
 80053c0:	6039      	str	r1, [r7, #0]
 80053c2:	71fb      	strb	r3, [r7, #7]
 80053c4:	4613      	mov	r3, r2
 80053c6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80053c8:	4b39      	ldr	r3, [pc, #228]	@ (80054b0 <SSD1306_Putc+0xf8>)
 80053ca:	881b      	ldrh	r3, [r3, #0]
 80053cc:	461a      	mov	r2, r3
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	4413      	add	r3, r2
	if (
 80053d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80053d6:	dc07      	bgt.n	80053e8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80053d8:	4b35      	ldr	r3, [pc, #212]	@ (80054b0 <SSD1306_Putc+0xf8>)
 80053da:	885b      	ldrh	r3, [r3, #2]
 80053dc:	461a      	mov	r2, r3
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	785b      	ldrb	r3, [r3, #1]
 80053e2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80053e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80053e6:	dd01      	ble.n	80053ec <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e05d      	b.n	80054a8 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80053ec:	2300      	movs	r3, #0
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	e04b      	b.n	800548a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	3b20      	subs	r3, #32
 80053fa:	6839      	ldr	r1, [r7, #0]
 80053fc:	7849      	ldrb	r1, [r1, #1]
 80053fe:	fb01 f303 	mul.w	r3, r1, r3
 8005402:	4619      	mov	r1, r3
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	440b      	add	r3, r1
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	4413      	add	r3, r2
 800540c:	881b      	ldrh	r3, [r3, #0]
 800540e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8005410:	2300      	movs	r3, #0
 8005412:	613b      	str	r3, [r7, #16]
 8005414:	e030      	b.n	8005478 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d010      	beq.n	8005448 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8005426:	4b22      	ldr	r3, [pc, #136]	@ (80054b0 <SSD1306_Putc+0xf8>)
 8005428:	881a      	ldrh	r2, [r3, #0]
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	b29b      	uxth	r3, r3
 800542e:	4413      	add	r3, r2
 8005430:	b298      	uxth	r0, r3
 8005432:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <SSD1306_Putc+0xf8>)
 8005434:	885a      	ldrh	r2, [r3, #2]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	b29b      	uxth	r3, r3
 800543a:	4413      	add	r3, r2
 800543c:	b29b      	uxth	r3, r3
 800543e:	79ba      	ldrb	r2, [r7, #6]
 8005440:	4619      	mov	r1, r3
 8005442:	f7ff ff43 	bl	80052cc <SSD1306_DrawPixel>
 8005446:	e014      	b.n	8005472 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8005448:	4b19      	ldr	r3, [pc, #100]	@ (80054b0 <SSD1306_Putc+0xf8>)
 800544a:	881a      	ldrh	r2, [r3, #0]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	b29b      	uxth	r3, r3
 8005450:	4413      	add	r3, r2
 8005452:	b298      	uxth	r0, r3
 8005454:	4b16      	ldr	r3, [pc, #88]	@ (80054b0 <SSD1306_Putc+0xf8>)
 8005456:	885a      	ldrh	r2, [r3, #2]
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	b29b      	uxth	r3, r3
 800545c:	4413      	add	r3, r2
 800545e:	b299      	uxth	r1, r3
 8005460:	79bb      	ldrb	r3, [r7, #6]
 8005462:	2b00      	cmp	r3, #0
 8005464:	bf0c      	ite	eq
 8005466:	2301      	moveq	r3, #1
 8005468:	2300      	movne	r3, #0
 800546a:	b2db      	uxtb	r3, r3
 800546c:	461a      	mov	r2, r3
 800546e:	f7ff ff2d 	bl	80052cc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	3301      	adds	r3, #1
 8005476:	613b      	str	r3, [r7, #16]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	461a      	mov	r2, r3
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	4293      	cmp	r3, r2
 8005482:	d3c8      	bcc.n	8005416 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	3301      	adds	r3, #1
 8005488:	617b      	str	r3, [r7, #20]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	785b      	ldrb	r3, [r3, #1]
 800548e:	461a      	mov	r2, r3
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	4293      	cmp	r3, r2
 8005494:	d3ad      	bcc.n	80053f2 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8005496:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <SSD1306_Putc+0xf8>)
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	7812      	ldrb	r2, [r2, #0]
 800549e:	4413      	add	r3, r2
 80054a0:	b29a      	uxth	r2, r3
 80054a2:	4b03      	ldr	r3, [pc, #12]	@ (80054b0 <SSD1306_Putc+0xf8>)
 80054a4:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80054a6:	79fb      	ldrb	r3, [r7, #7]
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	20000dc0 	.word	0x20000dc0

080054b4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	4613      	mov	r3, r2
 80054c0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80054c2:	e012      	b.n	80054ea <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	79fa      	ldrb	r2, [r7, #7]
 80054ca:	68b9      	ldr	r1, [r7, #8]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7ff ff73 	bl	80053b8 <SSD1306_Putc>
 80054d2:	4603      	mov	r3, r0
 80054d4:	461a      	mov	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d002      	beq.n	80054e4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	e008      	b.n	80054f6 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	3301      	adds	r3, #1
 80054e8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1e8      	bne.n	80054c4 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	781b      	ldrb	r3, [r3, #0]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3710      	adds	r7, #16
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b086      	sub	sp, #24
 8005502:	af00      	add	r7, sp, #0
 8005504:	60ba      	str	r2, [r7, #8]
 8005506:	461a      	mov	r2, r3
 8005508:	4603      	mov	r3, r0
 800550a:	81fb      	strh	r3, [r7, #14]
 800550c:	460b      	mov	r3, r1
 800550e:	81bb      	strh	r3, [r7, #12]
 8005510:	4613      	mov	r3, r2
 8005512:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8005514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005518:	3307      	adds	r3, #7
 800551a:	2b00      	cmp	r3, #0
 800551c:	da00      	bge.n	8005520 <SSD1306_DrawBitmap+0x22>
 800551e:	3307      	adds	r3, #7
 8005520:	10db      	asrs	r3, r3, #3
 8005522:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8005524:	2300      	movs	r3, #0
 8005526:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8005528:	2300      	movs	r3, #0
 800552a:	82bb      	strh	r3, [r7, #20]
 800552c:	e044      	b.n	80055b8 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 800552e:	2300      	movs	r3, #0
 8005530:	827b      	strh	r3, [r7, #18]
 8005532:	e02f      	b.n	8005594 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8005534:	8a7b      	ldrh	r3, [r7, #18]
 8005536:	f003 0307 	and.w	r3, r3, #7
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 800553e:	7dfb      	ldrb	r3, [r7, #23]
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	75fb      	strb	r3, [r7, #23]
 8005544:	e012      	b.n	800556c <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8005546:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800554a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800554e:	fb03 f202 	mul.w	r2, r3, r2
 8005552:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005556:	2b00      	cmp	r3, #0
 8005558:	da00      	bge.n	800555c <SSD1306_DrawBitmap+0x5e>
 800555a:	3307      	adds	r3, #7
 800555c:	10db      	asrs	r3, r3, #3
 800555e:	b21b      	sxth	r3, r3
 8005560:	4413      	add	r3, r2
 8005562:	461a      	mov	r2, r3
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4413      	add	r3, r2
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 800556c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005570:	2b00      	cmp	r3, #0
 8005572:	da09      	bge.n	8005588 <SSD1306_DrawBitmap+0x8a>
 8005574:	89fa      	ldrh	r2, [r7, #14]
 8005576:	8a7b      	ldrh	r3, [r7, #18]
 8005578:	4413      	add	r3, r2
 800557a:	b29b      	uxth	r3, r3
 800557c:	89b9      	ldrh	r1, [r7, #12]
 800557e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff fea2 	bl	80052cc <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8005588:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800558c:	b29b      	uxth	r3, r3
 800558e:	3301      	adds	r3, #1
 8005590:	b29b      	uxth	r3, r3
 8005592:	827b      	strh	r3, [r7, #18]
 8005594:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8005598:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800559c:	429a      	cmp	r2, r3
 800559e:	dbc9      	blt.n	8005534 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 80055a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3301      	adds	r3, #1
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	82bb      	strh	r3, [r7, #20]
 80055ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	3301      	adds	r3, #1
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	81bb      	strh	r3, [r7, #12]
 80055b8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80055bc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	dbb4      	blt.n	800552e <SSD1306_DrawBitmap+0x30>
        }
    }
}
 80055c4:	bf00      	nop
 80055c6:	bf00      	nop
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <SSD1306_Clear>:

void SSD1306_Clear (void)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80055d2:	2000      	movs	r0, #0
 80055d4:	f7ff fe62 	bl	800529c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80055d8:	f7ff fe32 	bl	8005240 <SSD1306_UpdateScreen>
}
 80055dc:	bf00      	nop
 80055de:	bd80      	pop	{r7, pc}

080055e0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
	i2c_mux_select(&mux, 0);
 80055e6:	2100      	movs	r1, #0
 80055e8:	4808      	ldr	r0, [pc, #32]	@ (800560c <ssd1306_I2C_Init+0x2c>)
 80055ea:	f7ff fab3 	bl	8004b54 <i2c_mux_select>
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80055ee:	4b08      	ldr	r3, [pc, #32]	@ (8005610 <ssd1306_I2C_Init+0x30>)
 80055f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80055f2:	e002      	b.n	80055fa <ssd1306_I2C_Init+0x1a>
		p--;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1f9      	bne.n	80055f4 <ssd1306_I2C_Init+0x14>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8005600:	bf00      	nop
 8005602:	bf00      	nop
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20000054 	.word	0x20000054
 8005610:	0003d090 	.word	0x0003d090

08005614 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8005614:	b590      	push	{r4, r7, lr}
 8005616:	b0c7      	sub	sp, #284	@ 0x11c
 8005618:	af02      	add	r7, sp, #8
 800561a:	4604      	mov	r4, r0
 800561c:	4608      	mov	r0, r1
 800561e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8005622:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8005626:	600a      	str	r2, [r1, #0]
 8005628:	4619      	mov	r1, r3
 800562a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800562e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8005632:	4622      	mov	r2, r4
 8005634:	701a      	strb	r2, [r3, #0]
 8005636:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800563a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800563e:	4602      	mov	r2, r0
 8005640:	701a      	strb	r2, [r3, #0]
 8005642:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005646:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800564a:	460a      	mov	r2, r1
 800564c:	801a      	strh	r2, [r3, #0]
i2c_mux_select(&mux, 0);
 800564e:	2100      	movs	r1, #0
 8005650:	4824      	ldr	r0, [pc, #144]	@ (80056e4 <ssd1306_I2C_WriteMulti+0xd0>)
 8005652:	f7ff fa7f 	bl	8004b54 <i2c_mux_select>
uint8_t dt[256];
dt[0] = reg;
 8005656:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800565a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800565e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8005662:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8005666:	7812      	ldrb	r2, [r2, #0]
 8005668:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800566a:	2300      	movs	r3, #0
 800566c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8005670:	e015      	b.n	800569e <ssd1306_I2C_WriteMulti+0x8a>
dt[i+1] = data[i];
 8005672:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8005676:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800567a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800567e:	6812      	ldr	r2, [r2, #0]
 8005680:	441a      	add	r2, r3
 8005682:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8005686:	3301      	adds	r3, #1
 8005688:	7811      	ldrb	r1, [r2, #0]
 800568a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800568e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8005692:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8005694:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8005698:	3301      	adds	r3, #1
 800569a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800569e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80056a8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80056ac:	8812      	ldrh	r2, [r2, #0]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d8df      	bhi.n	8005672 <ssd1306_I2C_WriteMulti+0x5e>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 80056b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056b6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	b299      	uxth	r1, r3
 80056be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	f107 020c 	add.w	r2, r7, #12
 80056d0:	200a      	movs	r0, #10
 80056d2:	9000      	str	r0, [sp, #0]
 80056d4:	4804      	ldr	r0, [pc, #16]	@ (80056e8 <ssd1306_I2C_WriteMulti+0xd4>)
 80056d6:	f001 fc6b 	bl	8006fb0 <HAL_I2C_Master_Transmit>
}
 80056da:	bf00      	nop
 80056dc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd90      	pop	{r4, r7, pc}
 80056e4:	20000054 	.word	0x20000054
 80056e8:	20000340 	.word	0x20000340

080056ec <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	4603      	mov	r3, r0
 80056f4:	71fb      	strb	r3, [r7, #7]
 80056f6:	460b      	mov	r3, r1
 80056f8:	71bb      	strb	r3, [r7, #6]
 80056fa:	4613      	mov	r3, r2
 80056fc:	717b      	strb	r3, [r7, #5]
	i2c_mux_select(&mux, 0);
 80056fe:	2100      	movs	r1, #0
 8005700:	480a      	ldr	r0, [pc, #40]	@ (800572c <ssd1306_I2C_Write+0x40>)
 8005702:	f7ff fa27 	bl	8004b54 <i2c_mux_select>
	uint8_t dt[2];
	dt[0] = reg;
 8005706:	79bb      	ldrb	r3, [r7, #6]
 8005708:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800570a:	797b      	ldrb	r3, [r7, #5]
 800570c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 800570e:	79fb      	ldrb	r3, [r7, #7]
 8005710:	b299      	uxth	r1, r3
 8005712:	f107 020c 	add.w	r2, r7, #12
 8005716:	230a      	movs	r3, #10
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	2302      	movs	r3, #2
 800571c:	4804      	ldr	r0, [pc, #16]	@ (8005730 <ssd1306_I2C_Write+0x44>)
 800571e:	f001 fc47 	bl	8006fb0 <HAL_I2C_Master_Transmit>
}
 8005722:	bf00      	nop
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000054 	.word	0x20000054
 8005730:	20000340 	.word	0x20000340

08005734 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005738:	4b0e      	ldr	r3, [pc, #56]	@ (8005774 <HAL_Init+0x40>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a0d      	ldr	r2, [pc, #52]	@ (8005774 <HAL_Init+0x40>)
 800573e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005742:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005744:	4b0b      	ldr	r3, [pc, #44]	@ (8005774 <HAL_Init+0x40>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a0a      	ldr	r2, [pc, #40]	@ (8005774 <HAL_Init+0x40>)
 800574a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800574e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005750:	4b08      	ldr	r3, [pc, #32]	@ (8005774 <HAL_Init+0x40>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a07      	ldr	r2, [pc, #28]	@ (8005774 <HAL_Init+0x40>)
 8005756:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800575a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800575c:	2003      	movs	r0, #3
 800575e:	f000 fd5f 	bl	8006220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005762:	2000      	movs	r0, #0
 8005764:	f000 f808 	bl	8005778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005768:	f7fe fa7e 	bl	8003c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	40023c00 	.word	0x40023c00

08005778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005780:	4b12      	ldr	r3, [pc, #72]	@ (80057cc <HAL_InitTick+0x54>)
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	4b12      	ldr	r3, [pc, #72]	@ (80057d0 <HAL_InitTick+0x58>)
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	4619      	mov	r1, r3
 800578a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800578e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005792:	fbb2 f3f3 	udiv	r3, r2, r3
 8005796:	4618      	mov	r0, r3
 8005798:	f000 fd77 	bl	800628a <HAL_SYSTICK_Config>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e00e      	b.n	80057c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b0f      	cmp	r3, #15
 80057aa:	d80a      	bhi.n	80057c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80057ac:	2200      	movs	r2, #0
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	f04f 30ff 	mov.w	r0, #4294967295
 80057b4:	f000 fd3f 	bl	8006236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80057b8:	4a06      	ldr	r2, [pc, #24]	@ (80057d4 <HAL_InitTick+0x5c>)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	e000      	b.n	80057c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20000064 	.word	0x20000064
 80057d0:	20000098 	.word	0x20000098
 80057d4:	20000094 	.word	0x20000094

080057d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80057dc:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <HAL_IncTick+0x20>)
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	461a      	mov	r2, r3
 80057e2:	4b06      	ldr	r3, [pc, #24]	@ (80057fc <HAL_IncTick+0x24>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4413      	add	r3, r2
 80057e8:	4a04      	ldr	r2, [pc, #16]	@ (80057fc <HAL_IncTick+0x24>)
 80057ea:	6013      	str	r3, [r2, #0]
}
 80057ec:	bf00      	nop
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	20000098 	.word	0x20000098
 80057fc:	20000dc8 	.word	0x20000dc8

08005800 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
  return uwTick;
 8005804:	4b03      	ldr	r3, [pc, #12]	@ (8005814 <HAL_GetTick+0x14>)
 8005806:	681b      	ldr	r3, [r3, #0]
}
 8005808:	4618      	mov	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	20000dc8 	.word	0x20000dc8

08005818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005820:	f7ff ffee 	bl	8005800 <HAL_GetTick>
 8005824:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005830:	d005      	beq.n	800583e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005832:	4b0a      	ldr	r3, [pc, #40]	@ (800585c <HAL_Delay+0x44>)
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4413      	add	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800583e:	bf00      	nop
 8005840:	f7ff ffde 	bl	8005800 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	429a      	cmp	r2, r3
 800584e:	d8f7      	bhi.n	8005840 <HAL_Delay+0x28>
  {
  }
}
 8005850:	bf00      	nop
 8005852:	bf00      	nop
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	20000098 	.word	0x20000098

08005860 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005868:	2300      	movs	r3, #0
 800586a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e033      	b.n	80058de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587a:	2b00      	cmp	r3, #0
 800587c:	d109      	bne.n	8005892 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fe fa1a 	bl	8003cb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	d118      	bne.n	80058d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80058a6:	f023 0302 	bic.w	r3, r3, #2
 80058aa:	f043 0202 	orr.w	r2, r3, #2
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fae8 	bl	8005e88 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	f023 0303 	bic.w	r3, r3, #3
 80058c6:	f043 0201 	orr.w	r2, r3, #1
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80058ce:	e001      	b.n	80058d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d101      	bne.n	8005902 <HAL_ADC_Start+0x1a>
 80058fe:	2302      	movs	r3, #2
 8005900:	e0b2      	b.n	8005a68 <HAL_ADC_Start+0x180>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b01      	cmp	r3, #1
 8005916:	d018      	beq.n	800594a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689a      	ldr	r2, [r3, #8]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0201 	orr.w	r2, r2, #1
 8005926:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005928:	4b52      	ldr	r3, [pc, #328]	@ (8005a74 <HAL_ADC_Start+0x18c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a52      	ldr	r2, [pc, #328]	@ (8005a78 <HAL_ADC_Start+0x190>)
 800592e:	fba2 2303 	umull	r2, r3, r2, r3
 8005932:	0c9a      	lsrs	r2, r3, #18
 8005934:	4613      	mov	r3, r2
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	4413      	add	r3, r2
 800593a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800593c:	e002      	b.n	8005944 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	3b01      	subs	r3, #1
 8005942:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f9      	bne.n	800593e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b01      	cmp	r3, #1
 8005956:	d17a      	bne.n	8005a4e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005960:	f023 0301 	bic.w	r3, r3, #1
 8005964:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005976:	2b00      	cmp	r3, #0
 8005978:	d007      	beq.n	800598a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005982:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005996:	d106      	bne.n	80059a6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800599c:	f023 0206 	bic.w	r2, r3, #6
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	645a      	str	r2, [r3, #68]	@ 0x44
 80059a4:	e002      	b.n	80059ac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059b4:	4b31      	ldr	r3, [pc, #196]	@ (8005a7c <HAL_ADC_Start+0x194>)
 80059b6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80059c0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f003 031f 	and.w	r3, r3, #31
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d12a      	bne.n	8005a24 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a80 <HAL_ADC_Start+0x198>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d015      	beq.n	8005a04 <HAL_ADC_Start+0x11c>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a29      	ldr	r2, [pc, #164]	@ (8005a84 <HAL_ADC_Start+0x19c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d105      	bne.n	80059ee <HAL_ADC_Start+0x106>
 80059e2:	4b26      	ldr	r3, [pc, #152]	@ (8005a7c <HAL_ADC_Start+0x194>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f003 031f 	and.w	r3, r3, #31
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a25      	ldr	r2, [pc, #148]	@ (8005a88 <HAL_ADC_Start+0x1a0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d136      	bne.n	8005a66 <HAL_ADC_Start+0x17e>
 80059f8:	4b20      	ldr	r3, [pc, #128]	@ (8005a7c <HAL_ADC_Start+0x194>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f003 0310 	and.w	r3, r3, #16
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d130      	bne.n	8005a66 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d129      	bne.n	8005a66 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005a20:	609a      	str	r2, [r3, #8]
 8005a22:	e020      	b.n	8005a66 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a15      	ldr	r2, [pc, #84]	@ (8005a80 <HAL_ADC_Start+0x198>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d11b      	bne.n	8005a66 <HAL_ADC_Start+0x17e>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d114      	bne.n	8005a66 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005a4a:	609a      	str	r2, [r3, #8]
 8005a4c:	e00b      	b.n	8005a66 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a52:	f043 0210 	orr.w	r2, r3, #16
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5e:	f043 0201 	orr.w	r2, r3, #1
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr
 8005a74:	20000064 	.word	0x20000064
 8005a78:	431bde83 	.word	0x431bde83
 8005a7c:	40012300 	.word	0x40012300
 8005a80:	40012000 	.word	0x40012000
 8005a84:	40012100 	.word	0x40012100
 8005a88:	40012200 	.word	0x40012200

08005a8c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_ADC_Stop+0x16>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e021      	b.n	8005ae6 <HAL_ADC_Stop+0x5a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0201 	bic.w	r2, r2, #1
 8005ab8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d109      	bne.n	8005adc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005ad0:	f023 0301 	bic.w	r3, r3, #1
 8005ad4:	f043 0201 	orr.w	r2, r3, #1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	370c      	adds	r7, #12
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr

08005af2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005af2:	b580      	push	{r7, lr}
 8005af4:	b084      	sub	sp, #16
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
 8005afa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b0e:	d113      	bne.n	8005b38 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b1e:	d10b      	bne.n	8005b38 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b24:	f043 0220 	orr.w	r2, r3, #32
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e063      	b.n	8005c00 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b38:	f7ff fe62 	bl	8005800 <HAL_GetTick>
 8005b3c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b3e:	e021      	b.n	8005b84 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d01d      	beq.n	8005b84 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <HAL_ADC_PollForConversion+0x6c>
 8005b4e:	f7ff fe57 	bl	8005800 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d212      	bcs.n	8005b84 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d00b      	beq.n	8005b84 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b70:	f043 0204 	orr.w	r2, r3, #4
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e03d      	b.n	8005c00 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d1d6      	bne.n	8005b40 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f06f 0212 	mvn.w	r2, #18
 8005b9a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d123      	bne.n	8005bfe <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d11f      	bne.n	8005bfe <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d006      	beq.n	8005bda <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d111      	bne.n	8005bfe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bde:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d105      	bne.n	8005bfe <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf6:	f043 0201 	orr.w	r2, r3, #1
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
	...

08005c24 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x1c>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e113      	b.n	8005e68 <HAL_ADC_ConfigChannel+0x244>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b09      	cmp	r3, #9
 8005c4e:	d925      	bls.n	8005c9c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68d9      	ldr	r1, [r3, #12]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	4613      	mov	r3, r2
 8005c60:	005b      	lsls	r3, r3, #1
 8005c62:	4413      	add	r3, r2
 8005c64:	3b1e      	subs	r3, #30
 8005c66:	2207      	movs	r2, #7
 8005c68:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6c:	43da      	mvns	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	400a      	ands	r2, r1
 8005c74:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68d9      	ldr	r1, [r3, #12]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	689a      	ldr	r2, [r3, #8]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	4618      	mov	r0, r3
 8005c88:	4603      	mov	r3, r0
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	4403      	add	r3, r0
 8005c8e:	3b1e      	subs	r3, #30
 8005c90:	409a      	lsls	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	60da      	str	r2, [r3, #12]
 8005c9a:	e022      	b.n	8005ce2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6919      	ldr	r1, [r3, #16]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	461a      	mov	r2, r3
 8005caa:	4613      	mov	r3, r2
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	4413      	add	r3, r2
 8005cb0:	2207      	movs	r2, #7
 8005cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb6:	43da      	mvns	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	400a      	ands	r2, r1
 8005cbe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6919      	ldr	r1, [r3, #16]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	005b      	lsls	r3, r3, #1
 8005cd6:	4403      	add	r3, r0
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2b06      	cmp	r3, #6
 8005ce8:	d824      	bhi.n	8005d34 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	4413      	add	r3, r2
 8005cfa:	3b05      	subs	r3, #5
 8005cfc:	221f      	movs	r2, #31
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	43da      	mvns	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	400a      	ands	r2, r1
 8005d0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	4618      	mov	r0, r3
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4413      	add	r3, r2
 8005d24:	3b05      	subs	r3, #5
 8005d26:	fa00 f203 	lsl.w	r2, r0, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d32:	e04c      	b.n	8005dce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2b0c      	cmp	r3, #12
 8005d3a:	d824      	bhi.n	8005d86 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	4613      	mov	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4413      	add	r3, r2
 8005d4c:	3b23      	subs	r3, #35	@ 0x23
 8005d4e:	221f      	movs	r2, #31
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	43da      	mvns	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	400a      	ands	r2, r1
 8005d5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	4613      	mov	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	3b23      	subs	r3, #35	@ 0x23
 8005d78:	fa00 f203 	lsl.w	r2, r0, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	430a      	orrs	r2, r1
 8005d82:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d84:	e023      	b.n	8005dce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	4613      	mov	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4413      	add	r3, r2
 8005d96:	3b41      	subs	r3, #65	@ 0x41
 8005d98:	221f      	movs	r2, #31
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	43da      	mvns	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	400a      	ands	r2, r1
 8005da6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	4618      	mov	r0, r3
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	3b41      	subs	r3, #65	@ 0x41
 8005dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005dce:	4b29      	ldr	r3, [pc, #164]	@ (8005e74 <HAL_ADC_ConfigChannel+0x250>)
 8005dd0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a28      	ldr	r2, [pc, #160]	@ (8005e78 <HAL_ADC_ConfigChannel+0x254>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d10f      	bne.n	8005dfc <HAL_ADC_ConfigChannel+0x1d8>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b12      	cmp	r3, #18
 8005de2:	d10b      	bne.n	8005dfc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1d      	ldr	r2, [pc, #116]	@ (8005e78 <HAL_ADC_ConfigChannel+0x254>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d12b      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x23a>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1c      	ldr	r2, [pc, #112]	@ (8005e7c <HAL_ADC_ConfigChannel+0x258>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d003      	beq.n	8005e18 <HAL_ADC_ConfigChannel+0x1f4>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2b11      	cmp	r3, #17
 8005e16:	d122      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a11      	ldr	r2, [pc, #68]	@ (8005e7c <HAL_ADC_ConfigChannel+0x258>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d111      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005e3a:	4b11      	ldr	r3, [pc, #68]	@ (8005e80 <HAL_ADC_ConfigChannel+0x25c>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a11      	ldr	r2, [pc, #68]	@ (8005e84 <HAL_ADC_ConfigChannel+0x260>)
 8005e40:	fba2 2303 	umull	r2, r3, r2, r3
 8005e44:	0c9a      	lsrs	r2, r3, #18
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005e50:	e002      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	3b01      	subs	r3, #1
 8005e56:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1f9      	bne.n	8005e52 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	40012300 	.word	0x40012300
 8005e78:	40012000 	.word	0x40012000
 8005e7c:	10000012 	.word	0x10000012
 8005e80:	20000064 	.word	0x20000064
 8005e84:	431bde83 	.word	0x431bde83

08005e88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e90:	4b79      	ldr	r3, [pc, #484]	@ (8006078 <ADC_Init+0x1f0>)
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ebc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6859      	ldr	r1, [r3, #4]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	021a      	lsls	r2, r3, #8
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005ee0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6859      	ldr	r1, [r3, #4]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689a      	ldr	r2, [r3, #8]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6899      	ldr	r1, [r3, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68da      	ldr	r2, [r3, #12]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1a:	4a58      	ldr	r2, [pc, #352]	@ (800607c <ADC_Init+0x1f4>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d022      	beq.n	8005f66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6899      	ldr	r1, [r3, #8]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	6899      	ldr	r1, [r3, #8]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	430a      	orrs	r2, r1
 8005f62:	609a      	str	r2, [r3, #8]
 8005f64:	e00f      	b.n	8005f86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005f84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0202 	bic.w	r2, r2, #2
 8005f94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6899      	ldr	r1, [r3, #8]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	7e1b      	ldrb	r3, [r3, #24]
 8005fa0:	005a      	lsls	r2, r3, #1
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d01b      	beq.n	8005fec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fc2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	685a      	ldr	r2, [r3, #4]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005fd2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	035a      	lsls	r2, r3, #13
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	605a      	str	r2, [r3, #4]
 8005fea:	e007      	b.n	8005ffc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ffa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800600a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	3b01      	subs	r3, #1
 8006018:	051a      	lsls	r2, r3, #20
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006030:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6899      	ldr	r1, [r3, #8]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800603e:	025a      	lsls	r2, r3, #9
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	430a      	orrs	r2, r1
 8006046:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006056:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6899      	ldr	r1, [r3, #8]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	029a      	lsls	r2, r3, #10
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	609a      	str	r2, [r3, #8]
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	40012300 	.word	0x40012300
 800607c:	0f000001 	.word	0x0f000001

08006080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006090:	4b0c      	ldr	r3, [pc, #48]	@ (80060c4 <__NVIC_SetPriorityGrouping+0x44>)
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800609c:	4013      	ands	r3, r2
 800609e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80060a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80060ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060b2:	4a04      	ldr	r2, [pc, #16]	@ (80060c4 <__NVIC_SetPriorityGrouping+0x44>)
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	60d3      	str	r3, [r2, #12]
}
 80060b8:	bf00      	nop
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	e000ed00 	.word	0xe000ed00

080060c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060c8:	b480      	push	{r7}
 80060ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060cc:	4b04      	ldr	r3, [pc, #16]	@ (80060e0 <__NVIC_GetPriorityGrouping+0x18>)
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	0a1b      	lsrs	r3, r3, #8
 80060d2:	f003 0307 	and.w	r3, r3, #7
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr
 80060e0:	e000ed00 	.word	0xe000ed00

080060e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	db0b      	blt.n	800610e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	f003 021f 	and.w	r2, r3, #31
 80060fc:	4907      	ldr	r1, [pc, #28]	@ (800611c <__NVIC_EnableIRQ+0x38>)
 80060fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006102:	095b      	lsrs	r3, r3, #5
 8006104:	2001      	movs	r0, #1
 8006106:	fa00 f202 	lsl.w	r2, r0, r2
 800610a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800610e:	bf00      	nop
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	e000e100 	.word	0xe000e100

08006120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	4603      	mov	r3, r0
 8006128:	6039      	str	r1, [r7, #0]
 800612a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800612c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006130:	2b00      	cmp	r3, #0
 8006132:	db0a      	blt.n	800614a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	b2da      	uxtb	r2, r3
 8006138:	490c      	ldr	r1, [pc, #48]	@ (800616c <__NVIC_SetPriority+0x4c>)
 800613a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800613e:	0112      	lsls	r2, r2, #4
 8006140:	b2d2      	uxtb	r2, r2
 8006142:	440b      	add	r3, r1
 8006144:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006148:	e00a      	b.n	8006160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	b2da      	uxtb	r2, r3
 800614e:	4908      	ldr	r1, [pc, #32]	@ (8006170 <__NVIC_SetPriority+0x50>)
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	3b04      	subs	r3, #4
 8006158:	0112      	lsls	r2, r2, #4
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	440b      	add	r3, r1
 800615e:	761a      	strb	r2, [r3, #24]
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	e000e100 	.word	0xe000e100
 8006170:	e000ed00 	.word	0xe000ed00

08006174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006174:	b480      	push	{r7}
 8006176:	b089      	sub	sp, #36	@ 0x24
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f003 0307 	and.w	r3, r3, #7
 8006186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f1c3 0307 	rsb	r3, r3, #7
 800618e:	2b04      	cmp	r3, #4
 8006190:	bf28      	it	cs
 8006192:	2304      	movcs	r3, #4
 8006194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	3304      	adds	r3, #4
 800619a:	2b06      	cmp	r3, #6
 800619c:	d902      	bls.n	80061a4 <NVIC_EncodePriority+0x30>
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	3b03      	subs	r3, #3
 80061a2:	e000      	b.n	80061a6 <NVIC_EncodePriority+0x32>
 80061a4:	2300      	movs	r3, #0
 80061a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061a8:	f04f 32ff 	mov.w	r2, #4294967295
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	fa02 f303 	lsl.w	r3, r2, r3
 80061b2:	43da      	mvns	r2, r3
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	401a      	ands	r2, r3
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061bc:	f04f 31ff 	mov.w	r1, #4294967295
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	fa01 f303 	lsl.w	r3, r1, r3
 80061c6:	43d9      	mvns	r1, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061cc:	4313      	orrs	r3, r2
         );
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3724      	adds	r7, #36	@ 0x24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
	...

080061dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061ec:	d301      	bcc.n	80061f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061ee:	2301      	movs	r3, #1
 80061f0:	e00f      	b.n	8006212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061f2:	4a0a      	ldr	r2, [pc, #40]	@ (800621c <SysTick_Config+0x40>)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061fa:	210f      	movs	r1, #15
 80061fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006200:	f7ff ff8e 	bl	8006120 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006204:	4b05      	ldr	r3, [pc, #20]	@ (800621c <SysTick_Config+0x40>)
 8006206:	2200      	movs	r2, #0
 8006208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800620a:	4b04      	ldr	r3, [pc, #16]	@ (800621c <SysTick_Config+0x40>)
 800620c:	2207      	movs	r2, #7
 800620e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	e000e010 	.word	0xe000e010

08006220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7ff ff29 	bl	8006080 <__NVIC_SetPriorityGrouping>
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006236:	b580      	push	{r7, lr}
 8006238:	b086      	sub	sp, #24
 800623a:	af00      	add	r7, sp, #0
 800623c:	4603      	mov	r3, r0
 800623e:	60b9      	str	r1, [r7, #8]
 8006240:	607a      	str	r2, [r7, #4]
 8006242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006244:	2300      	movs	r3, #0
 8006246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006248:	f7ff ff3e 	bl	80060c8 <__NVIC_GetPriorityGrouping>
 800624c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	68b9      	ldr	r1, [r7, #8]
 8006252:	6978      	ldr	r0, [r7, #20]
 8006254:	f7ff ff8e 	bl	8006174 <NVIC_EncodePriority>
 8006258:	4602      	mov	r2, r0
 800625a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800625e:	4611      	mov	r1, r2
 8006260:	4618      	mov	r0, r3
 8006262:	f7ff ff5d 	bl	8006120 <__NVIC_SetPriority>
}
 8006266:	bf00      	nop
 8006268:	3718      	adds	r7, #24
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800626e:	b580      	push	{r7, lr}
 8006270:	b082      	sub	sp, #8
 8006272:	af00      	add	r7, sp, #0
 8006274:	4603      	mov	r3, r0
 8006276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff ff31 	bl	80060e4 <__NVIC_EnableIRQ>
}
 8006282:	bf00      	nop
 8006284:	3708      	adds	r7, #8
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b082      	sub	sp, #8
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7ff ffa2 	bl	80061dc <SysTick_Config>
 8006298:	4603      	mov	r3, r0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80062b0:	f7ff faa6 	bl	8005800 <HAL_GetTick>
 80062b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e099      	b.n	80063f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2202      	movs	r2, #2
 80062c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0201 	bic.w	r2, r2, #1
 80062de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062e0:	e00f      	b.n	8006302 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062e2:	f7ff fa8d 	bl	8005800 <HAL_GetTick>
 80062e6:	4602      	mov	r2, r0
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	2b05      	cmp	r3, #5
 80062ee:	d908      	bls.n	8006302 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2220      	movs	r2, #32
 80062f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2203      	movs	r2, #3
 80062fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e078      	b.n	80063f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1e8      	bne.n	80062e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	4b38      	ldr	r3, [pc, #224]	@ (80063fc <HAL_DMA_Init+0x158>)
 800631c:	4013      	ands	r3, r2
 800631e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800632e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800633a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006346:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4313      	orrs	r3, r2
 8006352:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006358:	2b04      	cmp	r3, #4
 800635a:	d107      	bne.n	800636c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006364:	4313      	orrs	r3, r2
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f023 0307 	bic.w	r3, r3, #7
 8006382:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006392:	2b04      	cmp	r3, #4
 8006394:	d117      	bne.n	80063c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00e      	beq.n	80063c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fa7b 	bl	80068a4 <DMA_CheckFifoParam>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d008      	beq.n	80063c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2240      	movs	r2, #64	@ 0x40
 80063b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80063c2:	2301      	movs	r3, #1
 80063c4:	e016      	b.n	80063f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fa32 	bl	8006838 <DMA_CalcBaseAndBitshift>
 80063d4:	4603      	mov	r3, r0
 80063d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063dc:	223f      	movs	r2, #63	@ 0x3f
 80063de:	409a      	lsls	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	f010803f 	.word	0xf010803f

08006400 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800640e:	f7ff f9f7 	bl	8005800 <HAL_GetTick>
 8006412:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d008      	beq.n	8006432 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2280      	movs	r2, #128	@ 0x80
 8006424:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e052      	b.n	80064d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f022 0216 	bic.w	r2, r2, #22
 8006440:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695a      	ldr	r2, [r3, #20]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006450:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006456:	2b00      	cmp	r3, #0
 8006458:	d103      	bne.n	8006462 <HAL_DMA_Abort+0x62>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800645e:	2b00      	cmp	r3, #0
 8006460:	d007      	beq.n	8006472 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0208 	bic.w	r2, r2, #8
 8006470:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f022 0201 	bic.w	r2, r2, #1
 8006480:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006482:	e013      	b.n	80064ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006484:	f7ff f9bc 	bl	8005800 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b05      	cmp	r3, #5
 8006490:	d90c      	bls.n	80064ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2220      	movs	r2, #32
 8006496:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2203      	movs	r2, #3
 800649c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e015      	b.n	80064d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1e4      	bne.n	8006484 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064be:	223f      	movs	r2, #63	@ 0x3f
 80064c0:	409a      	lsls	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d004      	beq.n	80064fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2280      	movs	r2, #128	@ 0x80
 80064f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e00c      	b.n	8006518 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2205      	movs	r2, #5
 8006502:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0201 	bic.w	r2, r2, #1
 8006514:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800652c:	2300      	movs	r3, #0
 800652e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006530:	4b8e      	ldr	r3, [pc, #568]	@ (800676c <HAL_DMA_IRQHandler+0x248>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a8e      	ldr	r2, [pc, #568]	@ (8006770 <HAL_DMA_IRQHandler+0x24c>)
 8006536:	fba2 2303 	umull	r2, r3, r2, r3
 800653a:	0a9b      	lsrs	r3, r3, #10
 800653c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006542:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654e:	2208      	movs	r2, #8
 8006550:	409a      	lsls	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4013      	ands	r3, r2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d01a      	beq.n	8006590 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b00      	cmp	r3, #0
 8006566:	d013      	beq.n	8006590 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0204 	bic.w	r2, r2, #4
 8006576:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800657c:	2208      	movs	r2, #8
 800657e:	409a      	lsls	r2, r3
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006588:	f043 0201 	orr.w	r2, r3, #1
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006594:	2201      	movs	r2, #1
 8006596:	409a      	lsls	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4013      	ands	r3, r2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d012      	beq.n	80065c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00b      	beq.n	80065c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b2:	2201      	movs	r2, #1
 80065b4:	409a      	lsls	r2, r3
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065be:	f043 0202 	orr.w	r2, r3, #2
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ca:	2204      	movs	r2, #4
 80065cc:	409a      	lsls	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d012      	beq.n	80065fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00b      	beq.n	80065fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e8:	2204      	movs	r2, #4
 80065ea:	409a      	lsls	r2, r3
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f4:	f043 0204 	orr.w	r2, r3, #4
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006600:	2210      	movs	r2, #16
 8006602:	409a      	lsls	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	4013      	ands	r3, r2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d043      	beq.n	8006694 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0308 	and.w	r3, r3, #8
 8006616:	2b00      	cmp	r3, #0
 8006618:	d03c      	beq.n	8006694 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800661e:	2210      	movs	r2, #16
 8006620:	409a      	lsls	r2, r3
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d018      	beq.n	8006666 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800663e:	2b00      	cmp	r3, #0
 8006640:	d108      	bne.n	8006654 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d024      	beq.n	8006694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	4798      	blx	r3
 8006652:	e01f      	b.n	8006694 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006658:	2b00      	cmp	r3, #0
 800665a:	d01b      	beq.n	8006694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	4798      	blx	r3
 8006664:	e016      	b.n	8006694 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006670:	2b00      	cmp	r3, #0
 8006672:	d107      	bne.n	8006684 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0208 	bic.w	r2, r2, #8
 8006682:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006698:	2220      	movs	r2, #32
 800669a:	409a      	lsls	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4013      	ands	r3, r2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 808f 	beq.w	80067c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0310 	and.w	r3, r3, #16
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8087 	beq.w	80067c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ba:	2220      	movs	r2, #32
 80066bc:	409a      	lsls	r2, r3
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b05      	cmp	r3, #5
 80066cc:	d136      	bne.n	800673c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0216 	bic.w	r2, r2, #22
 80066dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	695a      	ldr	r2, [r3, #20]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d103      	bne.n	80066fe <HAL_DMA_IRQHandler+0x1da>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d007      	beq.n	800670e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 0208 	bic.w	r2, r2, #8
 800670c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006712:	223f      	movs	r2, #63	@ 0x3f
 8006714:	409a      	lsls	r2, r3
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800672e:	2b00      	cmp	r3, #0
 8006730:	d07e      	beq.n	8006830 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	4798      	blx	r3
        }
        return;
 800673a:	e079      	b.n	8006830 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d01d      	beq.n	8006786 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10d      	bne.n	8006774 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675c:	2b00      	cmp	r3, #0
 800675e:	d031      	beq.n	80067c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	4798      	blx	r3
 8006768:	e02c      	b.n	80067c4 <HAL_DMA_IRQHandler+0x2a0>
 800676a:	bf00      	nop
 800676c:	20000064 	.word	0x20000064
 8006770:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006778:	2b00      	cmp	r3, #0
 800677a:	d023      	beq.n	80067c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	4798      	blx	r3
 8006784:	e01e      	b.n	80067c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10f      	bne.n	80067b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f022 0210 	bic.w	r2, r2, #16
 80067a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d003      	beq.n	80067c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d032      	beq.n	8006832 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d022      	beq.n	800681e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2205      	movs	r2, #5
 80067dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f022 0201 	bic.w	r2, r2, #1
 80067ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	3301      	adds	r3, #1
 80067f4:	60bb      	str	r3, [r7, #8]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d307      	bcc.n	800680c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1f2      	bne.n	80067f0 <HAL_DMA_IRQHandler+0x2cc>
 800680a:	e000      	b.n	800680e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800680c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	4798      	blx	r3
 800682e:	e000      	b.n	8006832 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006830:	bf00      	nop
    }
  }
}
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	b2db      	uxtb	r3, r3
 8006846:	3b10      	subs	r3, #16
 8006848:	4a14      	ldr	r2, [pc, #80]	@ (800689c <DMA_CalcBaseAndBitshift+0x64>)
 800684a:	fba2 2303 	umull	r2, r3, r2, r3
 800684e:	091b      	lsrs	r3, r3, #4
 8006850:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006852:	4a13      	ldr	r2, [pc, #76]	@ (80068a0 <DMA_CalcBaseAndBitshift+0x68>)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4413      	add	r3, r2
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2b03      	cmp	r3, #3
 8006864:	d909      	bls.n	800687a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800686e:	f023 0303 	bic.w	r3, r3, #3
 8006872:	1d1a      	adds	r2, r3, #4
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	659a      	str	r2, [r3, #88]	@ 0x58
 8006878:	e007      	b.n	800688a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006882:	f023 0303 	bic.w	r3, r3, #3
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	aaaaaaab 	.word	0xaaaaaaab
 80068a0:	08010ea0 	.word	0x08010ea0

080068a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068ac:	2300      	movs	r3, #0
 80068ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d11f      	bne.n	80068fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d856      	bhi.n	8006972 <DMA_CheckFifoParam+0xce>
 80068c4:	a201      	add	r2, pc, #4	@ (adr r2, 80068cc <DMA_CheckFifoParam+0x28>)
 80068c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ca:	bf00      	nop
 80068cc:	080068dd 	.word	0x080068dd
 80068d0:	080068ef 	.word	0x080068ef
 80068d4:	080068dd 	.word	0x080068dd
 80068d8:	08006973 	.word	0x08006973
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d046      	beq.n	8006976 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068ec:	e043      	b.n	8006976 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80068f6:	d140      	bne.n	800697a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068fc:	e03d      	b.n	800697a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006906:	d121      	bne.n	800694c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	2b03      	cmp	r3, #3
 800690c:	d837      	bhi.n	800697e <DMA_CheckFifoParam+0xda>
 800690e:	a201      	add	r2, pc, #4	@ (adr r2, 8006914 <DMA_CheckFifoParam+0x70>)
 8006910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006914:	08006925 	.word	0x08006925
 8006918:	0800692b 	.word	0x0800692b
 800691c:	08006925 	.word	0x08006925
 8006920:	0800693d 	.word	0x0800693d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	73fb      	strb	r3, [r7, #15]
      break;
 8006928:	e030      	b.n	800698c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d025      	beq.n	8006982 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800693a:	e022      	b.n	8006982 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006940:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006944:	d11f      	bne.n	8006986 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800694a:	e01c      	b.n	8006986 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b02      	cmp	r3, #2
 8006950:	d903      	bls.n	800695a <DMA_CheckFifoParam+0xb6>
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	2b03      	cmp	r3, #3
 8006956:	d003      	beq.n	8006960 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006958:	e018      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	73fb      	strb	r3, [r7, #15]
      break;
 800695e:	e015      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00e      	beq.n	800698a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	73fb      	strb	r3, [r7, #15]
      break;
 8006970:	e00b      	b.n	800698a <DMA_CheckFifoParam+0xe6>
      break;
 8006972:	bf00      	nop
 8006974:	e00a      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 8006976:	bf00      	nop
 8006978:	e008      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800697a:	bf00      	nop
 800697c:	e006      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800697e:	bf00      	nop
 8006980:	e004      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 8006982:	bf00      	nop
 8006984:	e002      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;   
 8006986:	bf00      	nop
 8006988:	e000      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800698a:	bf00      	nop
    }
  } 
  
  return status; 
 800698c:	7bfb      	ldrb	r3, [r7, #15]
}
 800698e:	4618      	mov	r0, r3
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop

0800699c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800699c:	b480      	push	{r7}
 800699e:	b089      	sub	sp, #36	@ 0x24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80069a6:	2300      	movs	r3, #0
 80069a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069b2:	2300      	movs	r3, #0
 80069b4:	61fb      	str	r3, [r7, #28]
 80069b6:	e165      	b.n	8006c84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80069b8:	2201      	movs	r2, #1
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	fa02 f303 	lsl.w	r3, r2, r3
 80069c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4013      	ands	r3, r2
 80069ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	f040 8154 	bne.w	8006c7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d005      	beq.n	80069ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d130      	bne.n	8006a50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	005b      	lsls	r3, r3, #1
 80069f8:	2203      	movs	r2, #3
 80069fa:	fa02 f303 	lsl.w	r3, r2, r3
 80069fe:	43db      	mvns	r3, r3
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	4013      	ands	r3, r2
 8006a04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	005b      	lsls	r3, r3, #1
 8006a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	69ba      	ldr	r2, [r7, #24]
 8006a1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a24:	2201      	movs	r2, #1
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	4013      	ands	r3, r2
 8006a32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	091b      	lsrs	r3, r3, #4
 8006a3a:	f003 0201 	and.w	r2, r3, #1
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	fa02 f303 	lsl.w	r3, r2, r3
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f003 0303 	and.w	r3, r3, #3
 8006a58:	2b03      	cmp	r3, #3
 8006a5a:	d017      	beq.n	8006a8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	2203      	movs	r2, #3
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	4013      	ands	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	689a      	ldr	r2, [r3, #8]
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	005b      	lsls	r3, r3, #1
 8006a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d123      	bne.n	8006ae0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a98:	69fb      	ldr	r3, [r7, #28]
 8006a9a:	08da      	lsrs	r2, r3, #3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3208      	adds	r2, #8
 8006aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	f003 0307 	and.w	r3, r3, #7
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	220f      	movs	r2, #15
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	43db      	mvns	r3, r3
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	4013      	ands	r3, r2
 8006aba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	691a      	ldr	r2, [r3, #16]
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8006acc:	69ba      	ldr	r2, [r7, #24]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	08da      	lsrs	r2, r3, #3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	3208      	adds	r2, #8
 8006ada:	69b9      	ldr	r1, [r7, #24]
 8006adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	005b      	lsls	r3, r3, #1
 8006aea:	2203      	movs	r2, #3
 8006aec:	fa02 f303 	lsl.w	r3, r2, r3
 8006af0:	43db      	mvns	r3, r3
 8006af2:	69ba      	ldr	r2, [r7, #24]
 8006af4:	4013      	ands	r3, r2
 8006af6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f003 0203 	and.w	r2, r3, #3
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	fa02 f303 	lsl.w	r3, r2, r3
 8006b08:	69ba      	ldr	r2, [r7, #24]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f000 80ae 	beq.w	8006c7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b22:	2300      	movs	r3, #0
 8006b24:	60fb      	str	r3, [r7, #12]
 8006b26:	4b5d      	ldr	r3, [pc, #372]	@ (8006c9c <HAL_GPIO_Init+0x300>)
 8006b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8006c9c <HAL_GPIO_Init+0x300>)
 8006b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8006b32:	4b5a      	ldr	r3, [pc, #360]	@ (8006c9c <HAL_GPIO_Init+0x300>)
 8006b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b3a:	60fb      	str	r3, [r7, #12]
 8006b3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b3e:	4a58      	ldr	r2, [pc, #352]	@ (8006ca0 <HAL_GPIO_Init+0x304>)
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	089b      	lsrs	r3, r3, #2
 8006b44:	3302      	adds	r3, #2
 8006b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	f003 0303 	and.w	r3, r3, #3
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	220f      	movs	r2, #15
 8006b56:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5a:	43db      	mvns	r3, r3
 8006b5c:	69ba      	ldr	r2, [r7, #24]
 8006b5e:	4013      	ands	r3, r2
 8006b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a4f      	ldr	r2, [pc, #316]	@ (8006ca4 <HAL_GPIO_Init+0x308>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d025      	beq.n	8006bb6 <HAL_GPIO_Init+0x21a>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a4e      	ldr	r2, [pc, #312]	@ (8006ca8 <HAL_GPIO_Init+0x30c>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d01f      	beq.n	8006bb2 <HAL_GPIO_Init+0x216>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a4d      	ldr	r2, [pc, #308]	@ (8006cac <HAL_GPIO_Init+0x310>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d019      	beq.n	8006bae <HAL_GPIO_Init+0x212>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a4c      	ldr	r2, [pc, #304]	@ (8006cb0 <HAL_GPIO_Init+0x314>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d013      	beq.n	8006baa <HAL_GPIO_Init+0x20e>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a4b      	ldr	r2, [pc, #300]	@ (8006cb4 <HAL_GPIO_Init+0x318>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d00d      	beq.n	8006ba6 <HAL_GPIO_Init+0x20a>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a4a      	ldr	r2, [pc, #296]	@ (8006cb8 <HAL_GPIO_Init+0x31c>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d007      	beq.n	8006ba2 <HAL_GPIO_Init+0x206>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a49      	ldr	r2, [pc, #292]	@ (8006cbc <HAL_GPIO_Init+0x320>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d101      	bne.n	8006b9e <HAL_GPIO_Init+0x202>
 8006b9a:	2306      	movs	r3, #6
 8006b9c:	e00c      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006b9e:	2307      	movs	r3, #7
 8006ba0:	e00a      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006ba2:	2305      	movs	r3, #5
 8006ba4:	e008      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006ba6:	2304      	movs	r3, #4
 8006ba8:	e006      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006baa:	2303      	movs	r3, #3
 8006bac:	e004      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006bae:	2302      	movs	r3, #2
 8006bb0:	e002      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e000      	b.n	8006bb8 <HAL_GPIO_Init+0x21c>
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	69fa      	ldr	r2, [r7, #28]
 8006bba:	f002 0203 	and.w	r2, r2, #3
 8006bbe:	0092      	lsls	r2, r2, #2
 8006bc0:	4093      	lsls	r3, r2
 8006bc2:	69ba      	ldr	r2, [r7, #24]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006bc8:	4935      	ldr	r1, [pc, #212]	@ (8006ca0 <HAL_GPIO_Init+0x304>)
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	089b      	lsrs	r3, r3, #2
 8006bce:	3302      	adds	r3, #2
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006bd6:	4b3a      	ldr	r3, [pc, #232]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	43db      	mvns	r3, r3
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	4013      	ands	r3, r2
 8006be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006bfa:	4a31      	ldr	r2, [pc, #196]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c00:	4b2f      	ldr	r3, [pc, #188]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	69ba      	ldr	r2, [r7, #24]
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d003      	beq.n	8006c24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c24:	4a26      	ldr	r2, [pc, #152]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006c2a:	4b25      	ldr	r3, [pc, #148]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	43db      	mvns	r3, r3
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	4013      	ands	r3, r2
 8006c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006c46:	69ba      	ldr	r2, [r7, #24]
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c54:	4b1a      	ldr	r3, [pc, #104]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	43db      	mvns	r3, r3
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	4013      	ands	r3, r2
 8006c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c78:	4a11      	ldr	r2, [pc, #68]	@ (8006cc0 <HAL_GPIO_Init+0x324>)
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	3301      	adds	r3, #1
 8006c82:	61fb      	str	r3, [r7, #28]
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b0f      	cmp	r3, #15
 8006c88:	f67f ae96 	bls.w	80069b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	3724      	adds	r7, #36	@ 0x24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	40023800 	.word	0x40023800
 8006ca0:	40013800 	.word	0x40013800
 8006ca4:	40020000 	.word	0x40020000
 8006ca8:	40020400 	.word	0x40020400
 8006cac:	40020800 	.word	0x40020800
 8006cb0:	40020c00 	.word	0x40020c00
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	40021400 	.word	0x40021400
 8006cbc:	40021800 	.word	0x40021800
 8006cc0:	40013c00 	.word	0x40013c00

08006cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	807b      	strh	r3, [r7, #2]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006cd4:	787b      	ldrb	r3, [r7, #1]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d003      	beq.n	8006ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006cda:	887a      	ldrh	r2, [r7, #2]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ce0:	e003      	b.n	8006cea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ce2:	887b      	ldrh	r3, [r7, #2]
 8006ce4:	041a      	lsls	r2, r3, #16
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	619a      	str	r2, [r3, #24]
}
 8006cea:	bf00      	nop
 8006cec:	370c      	adds	r7, #12
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
	...

08006cf8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	4603      	mov	r3, r0
 8006d00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006d02:	4b08      	ldr	r3, [pc, #32]	@ (8006d24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d04:	695a      	ldr	r2, [r3, #20]
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d006      	beq.n	8006d1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d0e:	4a05      	ldr	r2, [pc, #20]	@ (8006d24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d10:	88fb      	ldrh	r3, [r7, #6]
 8006d12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d14:	88fb      	ldrh	r3, [r7, #6]
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fa fa3e 	bl	8001198 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d1c:	bf00      	nop
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	40013c00 	.word	0x40013c00

08006d28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e12b      	b.n	8006f92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d106      	bne.n	8006d54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7fc fff6 	bl	8003d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2224      	movs	r2, #36	@ 0x24
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f022 0201 	bic.w	r2, r2, #1
 8006d6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006d8c:	f001 fee0 	bl	8008b50 <HAL_RCC_GetPCLK1Freq>
 8006d90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	4a81      	ldr	r2, [pc, #516]	@ (8006f9c <HAL_I2C_Init+0x274>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d807      	bhi.n	8006dac <HAL_I2C_Init+0x84>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4a80      	ldr	r2, [pc, #512]	@ (8006fa0 <HAL_I2C_Init+0x278>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	bf94      	ite	ls
 8006da4:	2301      	movls	r3, #1
 8006da6:	2300      	movhi	r3, #0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	e006      	b.n	8006dba <HAL_I2C_Init+0x92>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	4a7d      	ldr	r2, [pc, #500]	@ (8006fa4 <HAL_I2C_Init+0x27c>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	bf94      	ite	ls
 8006db4:	2301      	movls	r3, #1
 8006db6:	2300      	movhi	r3, #0
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e0e7      	b.n	8006f92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	4a78      	ldr	r2, [pc, #480]	@ (8006fa8 <HAL_I2C_Init+0x280>)
 8006dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dca:	0c9b      	lsrs	r3, r3, #18
 8006dcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68ba      	ldr	r2, [r7, #8]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6a1b      	ldr	r3, [r3, #32]
 8006de8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	4a6a      	ldr	r2, [pc, #424]	@ (8006f9c <HAL_I2C_Init+0x274>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d802      	bhi.n	8006dfc <HAL_I2C_Init+0xd4>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	e009      	b.n	8006e10 <HAL_I2C_Init+0xe8>
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006e02:	fb02 f303 	mul.w	r3, r2, r3
 8006e06:	4a69      	ldr	r2, [pc, #420]	@ (8006fac <HAL_I2C_Init+0x284>)
 8006e08:	fba2 2303 	umull	r2, r3, r2, r3
 8006e0c:	099b      	lsrs	r3, r3, #6
 8006e0e:	3301      	adds	r3, #1
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6812      	ldr	r2, [r2, #0]
 8006e14:	430b      	orrs	r3, r1
 8006e16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006e22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	495c      	ldr	r1, [pc, #368]	@ (8006f9c <HAL_I2C_Init+0x274>)
 8006e2c:	428b      	cmp	r3, r1
 8006e2e:	d819      	bhi.n	8006e64 <HAL_I2C_Init+0x13c>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	1e59      	subs	r1, r3, #1
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e3e:	1c59      	adds	r1, r3, #1
 8006e40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006e44:	400b      	ands	r3, r1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00a      	beq.n	8006e60 <HAL_I2C_Init+0x138>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	1e59      	subs	r1, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	005b      	lsls	r3, r3, #1
 8006e54:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e58:	3301      	adds	r3, #1
 8006e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e5e:	e051      	b.n	8006f04 <HAL_I2C_Init+0x1dc>
 8006e60:	2304      	movs	r3, #4
 8006e62:	e04f      	b.n	8006f04 <HAL_I2C_Init+0x1dc>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d111      	bne.n	8006e90 <HAL_I2C_Init+0x168>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	1e58      	subs	r0, r3, #1
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6859      	ldr	r1, [r3, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	005b      	lsls	r3, r3, #1
 8006e78:	440b      	add	r3, r1
 8006e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e7e:	3301      	adds	r3, #1
 8006e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	bf0c      	ite	eq
 8006e88:	2301      	moveq	r3, #1
 8006e8a:	2300      	movne	r3, #0
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	e012      	b.n	8006eb6 <HAL_I2C_Init+0x18e>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	1e58      	subs	r0, r3, #1
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6859      	ldr	r1, [r3, #4]
 8006e98:	460b      	mov	r3, r1
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	440b      	add	r3, r1
 8006e9e:	0099      	lsls	r1, r3, #2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	bf0c      	ite	eq
 8006eb0:	2301      	moveq	r3, #1
 8006eb2:	2300      	movne	r3, #0
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d001      	beq.n	8006ebe <HAL_I2C_Init+0x196>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e022      	b.n	8006f04 <HAL_I2C_Init+0x1dc>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10e      	bne.n	8006ee4 <HAL_I2C_Init+0x1bc>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	1e58      	subs	r0, r3, #1
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6859      	ldr	r1, [r3, #4]
 8006ece:	460b      	mov	r3, r1
 8006ed0:	005b      	lsls	r3, r3, #1
 8006ed2:	440b      	add	r3, r1
 8006ed4:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ed8:	3301      	adds	r3, #1
 8006eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ee2:	e00f      	b.n	8006f04 <HAL_I2C_Init+0x1dc>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	1e58      	subs	r0, r3, #1
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6859      	ldr	r1, [r3, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	440b      	add	r3, r1
 8006ef2:	0099      	lsls	r1, r3, #2
 8006ef4:	440b      	add	r3, r1
 8006ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006efa:	3301      	adds	r3, #1
 8006efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f04:	6879      	ldr	r1, [r7, #4]
 8006f06:	6809      	ldr	r1, [r1, #0]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	69da      	ldr	r2, [r3, #28]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	431a      	orrs	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	430a      	orrs	r2, r1
 8006f26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006f32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	6911      	ldr	r1, [r2, #16]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	68d2      	ldr	r2, [r2, #12]
 8006f3e:	4311      	orrs	r1, r2
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	6812      	ldr	r2, [r2, #0]
 8006f44:	430b      	orrs	r3, r1
 8006f46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	695a      	ldr	r2, [r3, #20]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	431a      	orrs	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	000186a0 	.word	0x000186a0
 8006fa0:	001e847f 	.word	0x001e847f
 8006fa4:	003d08ff 	.word	0x003d08ff
 8006fa8:	431bde83 	.word	0x431bde83
 8006fac:	10624dd3 	.word	0x10624dd3

08006fb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b088      	sub	sp, #32
 8006fb4:	af02      	add	r7, sp, #8
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	607a      	str	r2, [r7, #4]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	817b      	strh	r3, [r7, #10]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006fc4:	f7fe fc1c 	bl	8005800 <HAL_GetTick>
 8006fc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b20      	cmp	r3, #32
 8006fd4:	f040 80e0 	bne.w	8007198 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	2319      	movs	r3, #25
 8006fde:	2201      	movs	r2, #1
 8006fe0:	4970      	ldr	r1, [pc, #448]	@ (80071a4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f001 fa3c 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e0d3      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_I2C_Master_Transmit+0x50>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e0cc      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b01      	cmp	r3, #1
 8007014:	d007      	beq.n	8007026 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f042 0201 	orr.w	r2, r2, #1
 8007024:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007034:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2221      	movs	r2, #33	@ 0x21
 800703a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2210      	movs	r2, #16
 8007042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	893a      	ldrh	r2, [r7, #8]
 8007056:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800705c:	b29a      	uxth	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	4a50      	ldr	r2, [pc, #320]	@ (80071a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8007066:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007068:	8979      	ldrh	r1, [r7, #10]
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	6a3a      	ldr	r2, [r7, #32]
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f000 ff28 	bl	8007ec4 <I2C_MasterRequestWrite>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d001      	beq.n	800707e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e08d      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800707e:	2300      	movs	r3, #0
 8007080:	613b      	str	r3, [r7, #16]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	613b      	str	r3, [r7, #16]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	613b      	str	r3, [r7, #16]
 8007092:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007094:	e066      	b.n	8007164 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	6a39      	ldr	r1, [r7, #32]
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f001 fafa 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00d      	beq.n	80070c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d107      	bne.n	80070be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e06b      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c6:	781a      	ldrb	r2, [r3, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d2:	1c5a      	adds	r2, r3, #1
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070dc:	b29b      	uxth	r3, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	695b      	ldr	r3, [r3, #20]
 80070f8:	f003 0304 	and.w	r3, r3, #4
 80070fc:	2b04      	cmp	r3, #4
 80070fe:	d11b      	bne.n	8007138 <HAL_I2C_Master_Transmit+0x188>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007104:	2b00      	cmp	r3, #0
 8007106:	d017      	beq.n	8007138 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710c:	781a      	ldrb	r2, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007118:	1c5a      	adds	r2, r3, #1
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007122:	b29b      	uxth	r3, r3
 8007124:	3b01      	subs	r3, #1
 8007126:	b29a      	uxth	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007130:	3b01      	subs	r3, #1
 8007132:	b29a      	uxth	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007138:	697a      	ldr	r2, [r7, #20]
 800713a:	6a39      	ldr	r1, [r7, #32]
 800713c:	68f8      	ldr	r0, [r7, #12]
 800713e:	f001 faf1 	bl	8008724 <I2C_WaitOnBTFFlagUntilTimeout>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00d      	beq.n	8007164 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714c:	2b04      	cmp	r3, #4
 800714e:	d107      	bne.n	8007160 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800715e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e01a      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007168:	2b00      	cmp	r3, #0
 800716a:	d194      	bne.n	8007096 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800717a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	e000      	b.n	800719a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007198:	2302      	movs	r3, #2
  }
}
 800719a:	4618      	mov	r0, r3
 800719c:	3718      	adds	r7, #24
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	00100002 	.word	0x00100002
 80071a8:	ffff0000 	.word	0xffff0000

080071ac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08c      	sub	sp, #48	@ 0x30
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	607a      	str	r2, [r7, #4]
 80071b6:	461a      	mov	r2, r3
 80071b8:	460b      	mov	r3, r1
 80071ba:	817b      	strh	r3, [r7, #10]
 80071bc:	4613      	mov	r3, r2
 80071be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071c0:	f7fe fb1e 	bl	8005800 <HAL_GetTick>
 80071c4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b20      	cmp	r3, #32
 80071d0:	f040 8217 	bne.w	8007602 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	2319      	movs	r3, #25
 80071da:	2201      	movs	r2, #1
 80071dc:	497c      	ldr	r1, [pc, #496]	@ (80073d0 <HAL_I2C_Master_Receive+0x224>)
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f001 f93e 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80071ea:	2302      	movs	r3, #2
 80071ec:	e20a      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_I2C_Master_Receive+0x50>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e203      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	2b01      	cmp	r3, #1
 8007210:	d007      	beq.n	8007222 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f042 0201 	orr.w	r2, r2, #1
 8007220:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007230:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2222      	movs	r2, #34	@ 0x22
 8007236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2210      	movs	r2, #16
 800723e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	893a      	ldrh	r2, [r7, #8]
 8007252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	4a5c      	ldr	r2, [pc, #368]	@ (80073d4 <HAL_I2C_Master_Receive+0x228>)
 8007262:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007264:	8979      	ldrh	r1, [r7, #10]
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 feac 	bl	8007fc8 <I2C_MasterRequestRead>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d001      	beq.n	800727a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e1c4      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800727e:	2b00      	cmp	r3, #0
 8007280:	d113      	bne.n	80072aa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007282:	2300      	movs	r3, #0
 8007284:	623b      	str	r3, [r7, #32]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	695b      	ldr	r3, [r3, #20]
 800728c:	623b      	str	r3, [r7, #32]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	623b      	str	r3, [r7, #32]
 8007296:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072a6:	601a      	str	r2, [r3, #0]
 80072a8:	e198      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d11b      	bne.n	80072ea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072c2:	2300      	movs	r3, #0
 80072c4:	61fb      	str	r3, [r7, #28]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	695b      	ldr	r3, [r3, #20]
 80072cc:	61fb      	str	r3, [r7, #28]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	61fb      	str	r3, [r7, #28]
 80072d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072e6:	601a      	str	r2, [r3, #0]
 80072e8:	e178      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d11b      	bne.n	800732a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007300:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007310:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007312:	2300      	movs	r3, #0
 8007314:	61bb      	str	r3, [r7, #24]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	695b      	ldr	r3, [r3, #20]
 800731c:	61bb      	str	r3, [r7, #24]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	61bb      	str	r3, [r7, #24]
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	e158      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007338:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800733a:	2300      	movs	r3, #0
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	695b      	ldr	r3, [r3, #20]
 8007344:	617b      	str	r3, [r7, #20]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	617b      	str	r3, [r7, #20]
 800734e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007350:	e144      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007356:	2b03      	cmp	r3, #3
 8007358:	f200 80f1 	bhi.w	800753e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007360:	2b01      	cmp	r3, #1
 8007362:	d123      	bne.n	80073ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007366:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f001 fa23 	bl	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d001      	beq.n	8007378 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e145      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	691a      	ldr	r2, [r3, #16]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007382:	b2d2      	uxtb	r2, r2
 8007384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800738a:	1c5a      	adds	r2, r3, #1
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007394:	3b01      	subs	r3, #1
 8007396:	b29a      	uxth	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	3b01      	subs	r3, #1
 80073a4:	b29a      	uxth	r2, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80073aa:	e117      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d14e      	bne.n	8007452 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ba:	2200      	movs	r2, #0
 80073bc:	4906      	ldr	r1, [pc, #24]	@ (80073d8 <HAL_I2C_Master_Receive+0x22c>)
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f001 f84e 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d008      	beq.n	80073dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e11a      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
 80073ce:	bf00      	nop
 80073d0:	00100002 	.word	0x00100002
 80073d4:	ffff0000 	.word	0xffff0000
 80073d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	691a      	ldr	r2, [r3, #16]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f6:	b2d2      	uxtb	r2, r2
 80073f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fe:	1c5a      	adds	r2, r3, #1
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007408:	3b01      	subs	r3, #1
 800740a:	b29a      	uxth	r2, r3
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007414:	b29b      	uxth	r3, r3
 8007416:	3b01      	subs	r3, #1
 8007418:	b29a      	uxth	r2, r3
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	691a      	ldr	r2, [r3, #16]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007428:	b2d2      	uxtb	r2, r2
 800742a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800743a:	3b01      	subs	r3, #1
 800743c:	b29a      	uxth	r2, r3
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007446:	b29b      	uxth	r3, r3
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007450:	e0c4      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007458:	2200      	movs	r2, #0
 800745a:	496c      	ldr	r1, [pc, #432]	@ (800760c <HAL_I2C_Master_Receive+0x460>)
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 ffff 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e0cb      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800747a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007486:	b2d2      	uxtb	r2, r2
 8007488:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007498:	3b01      	subs	r3, #1
 800749a:	b29a      	uxth	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b0:	9300      	str	r3, [sp, #0]
 80074b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b4:	2200      	movs	r2, #0
 80074b6:	4955      	ldr	r1, [pc, #340]	@ (800760c <HAL_I2C_Master_Receive+0x460>)
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f000 ffd1 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e09d      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	691a      	ldr	r2, [r3, #16]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e2:	b2d2      	uxtb	r2, r2
 80074e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ea:	1c5a      	adds	r2, r3, #1
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074f4:	3b01      	subs	r3, #1
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007500:	b29b      	uxth	r3, r3
 8007502:	3b01      	subs	r3, #1
 8007504:	b29a      	uxth	r2, r3
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	691a      	ldr	r2, [r3, #16]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007514:	b2d2      	uxtb	r2, r2
 8007516:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751c:	1c5a      	adds	r2, r3, #1
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007526:	3b01      	subs	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007532:	b29b      	uxth	r3, r3
 8007534:	3b01      	subs	r3, #1
 8007536:	b29a      	uxth	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800753c:	e04e      	b.n	80075dc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800753e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007540:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f001 f936 	bl	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e058      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755c:	b2d2      	uxtb	r2, r2
 800755e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800757a:	b29b      	uxth	r3, r3
 800757c:	3b01      	subs	r3, #1
 800757e:	b29a      	uxth	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	f003 0304 	and.w	r3, r3, #4
 800758e:	2b04      	cmp	r3, #4
 8007590:	d124      	bne.n	80075dc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007596:	2b03      	cmp	r3, #3
 8007598:	d107      	bne.n	80075aa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075a8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	691a      	ldr	r2, [r3, #16]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b4:	b2d2      	uxtb	r2, r2
 80075b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075c6:	3b01      	subs	r3, #1
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	3b01      	subs	r3, #1
 80075d6:	b29a      	uxth	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f47f aeb6 	bne.w	8007352 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	e000      	b.n	8007604 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007602:	2302      	movs	r3, #2
  }
}
 8007604:	4618      	mov	r0, r3
 8007606:	3728      	adds	r7, #40	@ 0x28
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	00010004 	.word	0x00010004

08007610 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b088      	sub	sp, #32
 8007614:	af02      	add	r7, sp, #8
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	4608      	mov	r0, r1
 800761a:	4611      	mov	r1, r2
 800761c:	461a      	mov	r2, r3
 800761e:	4603      	mov	r3, r0
 8007620:	817b      	strh	r3, [r7, #10]
 8007622:	460b      	mov	r3, r1
 8007624:	813b      	strh	r3, [r7, #8]
 8007626:	4613      	mov	r3, r2
 8007628:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800762a:	f7fe f8e9 	bl	8005800 <HAL_GetTick>
 800762e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b20      	cmp	r3, #32
 800763a:	f040 80d9 	bne.w	80077f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	2319      	movs	r3, #25
 8007644:	2201      	movs	r2, #1
 8007646:	496d      	ldr	r1, [pc, #436]	@ (80077fc <HAL_I2C_Mem_Write+0x1ec>)
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f000 ff09 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d001      	beq.n	8007658 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007654:	2302      	movs	r3, #2
 8007656:	e0cc      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800765e:	2b01      	cmp	r3, #1
 8007660:	d101      	bne.n	8007666 <HAL_I2C_Mem_Write+0x56>
 8007662:	2302      	movs	r3, #2
 8007664:	e0c5      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	2b01      	cmp	r3, #1
 800767a:	d007      	beq.n	800768c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f042 0201 	orr.w	r2, r2, #1
 800768a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800769a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2221      	movs	r2, #33	@ 0x21
 80076a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2240      	movs	r2, #64	@ 0x40
 80076a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6a3a      	ldr	r2, [r7, #32]
 80076b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80076bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	4a4d      	ldr	r2, [pc, #308]	@ (8007800 <HAL_I2C_Mem_Write+0x1f0>)
 80076cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076ce:	88f8      	ldrh	r0, [r7, #6]
 80076d0:	893a      	ldrh	r2, [r7, #8]
 80076d2:	8979      	ldrh	r1, [r7, #10]
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	9301      	str	r3, [sp, #4]
 80076d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	4603      	mov	r3, r0
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 fd40 	bl	8008164 <I2C_RequestMemoryWrite>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d052      	beq.n	8007790 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e081      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076ee:	697a      	ldr	r2, [r7, #20]
 80076f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 ffce 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00d      	beq.n	800771a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007702:	2b04      	cmp	r3, #4
 8007704:	d107      	bne.n	8007716 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007714:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e06b      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800771e:	781a      	ldrb	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800772a:	1c5a      	adds	r2, r3, #1
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007734:	3b01      	subs	r3, #1
 8007736:	b29a      	uxth	r2, r3
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007740:	b29b      	uxth	r3, r3
 8007742:	3b01      	subs	r3, #1
 8007744:	b29a      	uxth	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	695b      	ldr	r3, [r3, #20]
 8007750:	f003 0304 	and.w	r3, r3, #4
 8007754:	2b04      	cmp	r3, #4
 8007756:	d11b      	bne.n	8007790 <HAL_I2C_Mem_Write+0x180>
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800775c:	2b00      	cmp	r3, #0
 800775e:	d017      	beq.n	8007790 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007764:	781a      	ldrb	r2, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007770:	1c5a      	adds	r2, r3, #1
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800777a:	3b01      	subs	r3, #1
 800777c:	b29a      	uxth	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007786:	b29b      	uxth	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1aa      	bne.n	80076ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007798:	697a      	ldr	r2, [r7, #20]
 800779a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f000 ffc1 	bl	8008724 <I2C_WaitOnBTFFlagUntilTimeout>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00d      	beq.n	80077c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ac:	2b04      	cmp	r3, #4
 80077ae:	d107      	bne.n	80077c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e016      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2220      	movs	r2, #32
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	e000      	b.n	80077f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077f0:	2302      	movs	r3, #2
  }
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3718      	adds	r7, #24
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	00100002 	.word	0x00100002
 8007800:	ffff0000 	.word	0xffff0000

08007804 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b08c      	sub	sp, #48	@ 0x30
 8007808:	af02      	add	r7, sp, #8
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	4608      	mov	r0, r1
 800780e:	4611      	mov	r1, r2
 8007810:	461a      	mov	r2, r3
 8007812:	4603      	mov	r3, r0
 8007814:	817b      	strh	r3, [r7, #10]
 8007816:	460b      	mov	r3, r1
 8007818:	813b      	strh	r3, [r7, #8]
 800781a:	4613      	mov	r3, r2
 800781c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800781e:	f7fd ffef 	bl	8005800 <HAL_GetTick>
 8007822:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800782a:	b2db      	uxtb	r3, r3
 800782c:	2b20      	cmp	r3, #32
 800782e:	f040 8214 	bne.w	8007c5a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	2319      	movs	r3, #25
 8007838:	2201      	movs	r2, #1
 800783a:	497b      	ldr	r1, [pc, #492]	@ (8007a28 <HAL_I2C_Mem_Read+0x224>)
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 fe0f 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007848:	2302      	movs	r3, #2
 800784a:	e207      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007852:	2b01      	cmp	r3, #1
 8007854:	d101      	bne.n	800785a <HAL_I2C_Mem_Read+0x56>
 8007856:	2302      	movs	r3, #2
 8007858:	e200      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	2b01      	cmp	r3, #1
 800786e:	d007      	beq.n	8007880 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0201 	orr.w	r2, r2, #1
 800787e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800788e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2222      	movs	r2, #34	@ 0x22
 8007894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2240      	movs	r2, #64	@ 0x40
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2200      	movs	r2, #0
 80078a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80078b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a5b      	ldr	r2, [pc, #364]	@ (8007a2c <HAL_I2C_Mem_Read+0x228>)
 80078c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078c2:	88f8      	ldrh	r0, [r7, #6]
 80078c4:	893a      	ldrh	r2, [r7, #8]
 80078c6:	8979      	ldrh	r1, [r7, #10]
 80078c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ca:	9301      	str	r3, [sp, #4]
 80078cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	4603      	mov	r3, r0
 80078d2:	68f8      	ldr	r0, [r7, #12]
 80078d4:	f000 fcdc 	bl	8008290 <I2C_RequestMemoryRead>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e1bc      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d113      	bne.n	8007912 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ea:	2300      	movs	r3, #0
 80078ec:	623b      	str	r3, [r7, #32]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	623b      	str	r3, [r7, #32]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	623b      	str	r3, [r7, #32]
 80078fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	e190      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007916:	2b01      	cmp	r3, #1
 8007918:	d11b      	bne.n	8007952 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007928:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800792a:	2300      	movs	r3, #0
 800792c:	61fb      	str	r3, [r7, #28]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	61fb      	str	r3, [r7, #28]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	61fb      	str	r3, [r7, #28]
 800793e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	e170      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007956:	2b02      	cmp	r3, #2
 8007958:	d11b      	bne.n	8007992 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007968:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007978:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800797a:	2300      	movs	r3, #0
 800797c:	61bb      	str	r3, [r7, #24]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	695b      	ldr	r3, [r3, #20]
 8007984:	61bb      	str	r3, [r7, #24]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	61bb      	str	r3, [r7, #24]
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	e150      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007992:	2300      	movs	r3, #0
 8007994:	617b      	str	r3, [r7, #20]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	617b      	str	r3, [r7, #20]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	617b      	str	r3, [r7, #20]
 80079a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80079a8:	e144      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	f200 80f1 	bhi.w	8007b96 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d123      	bne.n	8007a04 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80079c0:	68f8      	ldr	r0, [r7, #12]
 80079c2:	f000 fef7 	bl	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d001      	beq.n	80079d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e145      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	691a      	ldr	r2, [r3, #16]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079da:	b2d2      	uxtb	r2, r2
 80079dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e2:	1c5a      	adds	r2, r3, #1
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ec:	3b01      	subs	r3, #1
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	3b01      	subs	r3, #1
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007a02:	e117      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d14e      	bne.n	8007aaa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a12:	2200      	movs	r2, #0
 8007a14:	4906      	ldr	r1, [pc, #24]	@ (8007a30 <HAL_I2C_Mem_Read+0x22c>)
 8007a16:	68f8      	ldr	r0, [r7, #12]
 8007a18:	f000 fd22 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d008      	beq.n	8007a34 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e11a      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
 8007a26:	bf00      	nop
 8007a28:	00100002 	.word	0x00100002
 8007a2c:	ffff0000 	.word	0xffff0000
 8007a30:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	691a      	ldr	r2, [r3, #16]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a4e:	b2d2      	uxtb	r2, r2
 8007a50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a60:	3b01      	subs	r3, #1
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	691a      	ldr	r2, [r3, #16]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a80:	b2d2      	uxtb	r2, r2
 8007a82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a88:	1c5a      	adds	r2, r3, #1
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a92:	3b01      	subs	r3, #1
 8007a94:	b29a      	uxth	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	b29a      	uxth	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007aa8:	e0c4      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	496c      	ldr	r1, [pc, #432]	@ (8007c64 <HAL_I2C_Mem_Read+0x460>)
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 fcd3 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d001      	beq.n	8007ac4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e0cb      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ad2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	691a      	ldr	r2, [r3, #16]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ade:	b2d2      	uxtb	r2, r2
 8007ae0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae6:	1c5a      	adds	r2, r3, #1
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007af0:	3b01      	subs	r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	3b01      	subs	r3, #1
 8007b00:	b29a      	uxth	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	4955      	ldr	r1, [pc, #340]	@ (8007c64 <HAL_I2C_Mem_Read+0x460>)
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	f000 fca5 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d001      	beq.n	8007b20 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e09d      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	691a      	ldr	r2, [r3, #16]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	b2d2      	uxtb	r2, r2
 8007b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b42:	1c5a      	adds	r2, r3, #1
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	691a      	ldr	r2, [r3, #16]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b6c:	b2d2      	uxtb	r2, r2
 8007b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b74:	1c5a      	adds	r2, r3, #1
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007b94:	e04e      	b.n	8007c34 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b98:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f000 fe0a 	bl	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e058      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb4:	b2d2      	uxtb	r2, r2
 8007bb6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bbc:	1c5a      	adds	r2, r3, #1
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	f003 0304 	and.w	r3, r3, #4
 8007be6:	2b04      	cmp	r3, #4
 8007be8:	d124      	bne.n	8007c34 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d107      	bne.n	8007c02 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c00:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	691a      	ldr	r2, [r3, #16]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0c:	b2d2      	uxtb	r2, r2
 8007c0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c14:	1c5a      	adds	r2, r3, #1
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	b29a      	uxth	r2, r3
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f47f aeb6 	bne.w	80079aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2220      	movs	r2, #32
 8007c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e000      	b.n	8007c5c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007c5a:	2302      	movs	r3, #2
  }
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3728      	adds	r7, #40	@ 0x28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}
 8007c64:	00010004 	.word	0x00010004

08007c68 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b08a      	sub	sp, #40	@ 0x28
 8007c6c:	af02      	add	r7, sp, #8
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	607a      	str	r2, [r7, #4]
 8007c72:	603b      	str	r3, [r7, #0]
 8007c74:	460b      	mov	r3, r1
 8007c76:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007c78:	f7fd fdc2 	bl	8005800 <HAL_GetTick>
 8007c7c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b20      	cmp	r3, #32
 8007c8c:	f040 8111 	bne.w	8007eb2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	2319      	movs	r3, #25
 8007c96:	2201      	movs	r2, #1
 8007c98:	4988      	ldr	r1, [pc, #544]	@ (8007ebc <HAL_I2C_IsDeviceReady+0x254>)
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 fbe0 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007ca6:	2302      	movs	r3, #2
 8007ca8:	e104      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d101      	bne.n	8007cb8 <HAL_I2C_IsDeviceReady+0x50>
 8007cb4:	2302      	movs	r3, #2
 8007cb6:	e0fd      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d007      	beq.n	8007cde <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f042 0201 	orr.w	r2, r2, #1
 8007cdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007cec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2224      	movs	r2, #36	@ 0x24
 8007cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4a70      	ldr	r2, [pc, #448]	@ (8007ec0 <HAL_I2C_IsDeviceReady+0x258>)
 8007d00:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d10:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 fb9e 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00d      	beq.n	8007d46 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d38:	d103      	bne.n	8007d42 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d40:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e0b6      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d46:	897b      	ldrh	r3, [r7, #10]
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d54:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007d56:	f7fd fd53 	bl	8005800 <HAL_GetTick>
 8007d5a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	f003 0302 	and.w	r3, r3, #2
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	bf0c      	ite	eq
 8007d6a:	2301      	moveq	r3, #1
 8007d6c:	2300      	movne	r3, #0
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d80:	bf0c      	ite	eq
 8007d82:	2301      	moveq	r3, #1
 8007d84:	2300      	movne	r3, #0
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007d8a:	e025      	b.n	8007dd8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d8c:	f7fd fd38 	bl	8005800 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	683a      	ldr	r2, [r7, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d302      	bcc.n	8007da2 <HAL_I2C_IsDeviceReady+0x13a>
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d103      	bne.n	8007daa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	22a0      	movs	r2, #160	@ 0xa0
 8007da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	bf0c      	ite	eq
 8007db8:	2301      	moveq	r3, #1
 8007dba:	2300      	movne	r3, #0
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dce:	bf0c      	ite	eq
 8007dd0:	2301      	moveq	r3, #1
 8007dd2:	2300      	movne	r3, #0
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2ba0      	cmp	r3, #160	@ 0xa0
 8007de2:	d005      	beq.n	8007df0 <HAL_I2C_IsDeviceReady+0x188>
 8007de4:	7dfb      	ldrb	r3, [r7, #23]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d102      	bne.n	8007df0 <HAL_I2C_IsDeviceReady+0x188>
 8007dea:	7dbb      	ldrb	r3, [r7, #22]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0cd      	beq.n	8007d8c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2220      	movs	r2, #32
 8007df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d129      	bne.n	8007e5a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e14:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e16:	2300      	movs	r3, #0
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	613b      	str	r3, [r7, #16]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	613b      	str	r3, [r7, #16]
 8007e2a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	9300      	str	r3, [sp, #0]
 8007e30:	2319      	movs	r3, #25
 8007e32:	2201      	movs	r2, #1
 8007e34:	4921      	ldr	r1, [pc, #132]	@ (8007ebc <HAL_I2C_IsDeviceReady+0x254>)
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f000 fb12 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d001      	beq.n	8007e46 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e036      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8007e56:	2300      	movs	r3, #0
 8007e58:	e02c      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e68:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007e72:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	2319      	movs	r3, #25
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	490f      	ldr	r1, [pc, #60]	@ (8007ebc <HAL_I2C_IsDeviceReady+0x254>)
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f000 faee 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d001      	beq.n	8007e8e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e012      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	3301      	adds	r3, #1
 8007e92:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007e94:	69ba      	ldr	r2, [r7, #24]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	f4ff af32 	bcc.w	8007d02 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2220      	movs	r2, #32
 8007ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e000      	b.n	8007eb4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007eb2:	2302      	movs	r3, #2
  }
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3720      	adds	r7, #32
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	00100002 	.word	0x00100002
 8007ec0:	ffff0000 	.word	0xffff0000

08007ec4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b088      	sub	sp, #32
 8007ec8:	af02      	add	r7, sp, #8
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	607a      	str	r2, [r7, #4]
 8007ece:	603b      	str	r3, [r7, #0]
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	2b08      	cmp	r3, #8
 8007ede:	d006      	beq.n	8007eee <I2C_MasterRequestWrite+0x2a>
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d003      	beq.n	8007eee <I2C_MasterRequestWrite+0x2a>
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007eec:	d108      	bne.n	8007f00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	e00b      	b.n	8007f18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f04:	2b12      	cmp	r3, #18
 8007f06:	d107      	bne.n	8007f18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 fa9b 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00d      	beq.n	8007f4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f3e:	d103      	bne.n	8007f48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e035      	b.n	8007fb8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f54:	d108      	bne.n	8007f68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f56:	897b      	ldrh	r3, [r7, #10]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007f64:	611a      	str	r2, [r3, #16]
 8007f66:	e01b      	b.n	8007fa0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f68:	897b      	ldrh	r3, [r7, #10]
 8007f6a:	11db      	asrs	r3, r3, #7
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	f003 0306 	and.w	r3, r3, #6
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	f063 030f 	orn	r3, r3, #15
 8007f78:	b2da      	uxtb	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	490e      	ldr	r1, [pc, #56]	@ (8007fc0 <I2C_MasterRequestWrite+0xfc>)
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f000 fae4 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d001      	beq.n	8007f96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e010      	b.n	8007fb8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f96:	897b      	ldrh	r3, [r7, #10]
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	4907      	ldr	r1, [pc, #28]	@ (8007fc4 <I2C_MasterRequestWrite+0x100>)
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f000 fad4 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e000      	b.n	8007fb8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3718      	adds	r7, #24
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	00010008 	.word	0x00010008
 8007fc4:	00010002 	.word	0x00010002

08007fc8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b088      	sub	sp, #32
 8007fcc:	af02      	add	r7, sp, #8
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	607a      	str	r2, [r7, #4]
 8007fd2:	603b      	str	r3, [r7, #0]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fdc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007fec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	2b08      	cmp	r3, #8
 8007ff2:	d006      	beq.n	8008002 <I2C_MasterRequestRead+0x3a>
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d003      	beq.n	8008002 <I2C_MasterRequestRead+0x3a>
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008000:	d108      	bne.n	8008014 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	e00b      	b.n	800802c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008018:	2b11      	cmp	r3, #17
 800801a:	d107      	bne.n	800802c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800802a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	9300      	str	r3, [sp, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f000 fa11 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00d      	beq.n	8008060 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800804e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008052:	d103      	bne.n	800805c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800805a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	e079      	b.n	8008154 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008068:	d108      	bne.n	800807c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800806a:	897b      	ldrh	r3, [r7, #10]
 800806c:	b2db      	uxtb	r3, r3
 800806e:	f043 0301 	orr.w	r3, r3, #1
 8008072:	b2da      	uxtb	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	611a      	str	r2, [r3, #16]
 800807a:	e05f      	b.n	800813c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800807c:	897b      	ldrh	r3, [r7, #10]
 800807e:	11db      	asrs	r3, r3, #7
 8008080:	b2db      	uxtb	r3, r3
 8008082:	f003 0306 	and.w	r3, r3, #6
 8008086:	b2db      	uxtb	r3, r3
 8008088:	f063 030f 	orn	r3, r3, #15
 800808c:	b2da      	uxtb	r2, r3
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	4930      	ldr	r1, [pc, #192]	@ (800815c <I2C_MasterRequestRead+0x194>)
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f000 fa5a 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d001      	beq.n	80080aa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e054      	b.n	8008154 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80080aa:	897b      	ldrh	r3, [r7, #10]
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	4929      	ldr	r1, [pc, #164]	@ (8008160 <I2C_MasterRequestRead+0x198>)
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f000 fa4a 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d001      	beq.n	80080ca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e044      	b.n	8008154 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080ca:	2300      	movs	r3, #0
 80080cc:	613b      	str	r3, [r7, #16]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	613b      	str	r3, [r7, #16]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	613b      	str	r3, [r7, #16]
 80080de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f000 f9af 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00d      	beq.n	8008124 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008116:	d103      	bne.n	8008120 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800811e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e017      	b.n	8008154 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008124:	897b      	ldrh	r3, [r7, #10]
 8008126:	11db      	asrs	r3, r3, #7
 8008128:	b2db      	uxtb	r3, r3
 800812a:	f003 0306 	and.w	r3, r3, #6
 800812e:	b2db      	uxtb	r3, r3
 8008130:	f063 030e 	orn	r3, r3, #14
 8008134:	b2da      	uxtb	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	4907      	ldr	r1, [pc, #28]	@ (8008160 <I2C_MasterRequestRead+0x198>)
 8008142:	68f8      	ldr	r0, [r7, #12]
 8008144:	f000 fa06 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008148:	4603      	mov	r3, r0
 800814a:	2b00      	cmp	r3, #0
 800814c:	d001      	beq.n	8008152 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	e000      	b.n	8008154 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008152:	2300      	movs	r3, #0
}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	00010008 	.word	0x00010008
 8008160:	00010002 	.word	0x00010002

08008164 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b088      	sub	sp, #32
 8008168:	af02      	add	r7, sp, #8
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	4608      	mov	r0, r1
 800816e:	4611      	mov	r1, r2
 8008170:	461a      	mov	r2, r3
 8008172:	4603      	mov	r3, r0
 8008174:	817b      	strh	r3, [r7, #10]
 8008176:	460b      	mov	r3, r1
 8008178:	813b      	strh	r3, [r7, #8]
 800817a:	4613      	mov	r3, r2
 800817c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800818c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800818e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008190:	9300      	str	r3, [sp, #0]
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	2200      	movs	r2, #0
 8008196:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 f960 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00d      	beq.n	80081c2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081b4:	d103      	bne.n	80081be <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80081bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e05f      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80081c2:	897b      	ldrh	r3, [r7, #10]
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	461a      	mov	r2, r3
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80081d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d4:	6a3a      	ldr	r2, [r7, #32]
 80081d6:	492d      	ldr	r1, [pc, #180]	@ (800828c <I2C_RequestMemoryWrite+0x128>)
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 f9bb 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e04c      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081e8:	2300      	movs	r3, #0
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	617b      	str	r3, [r7, #20]
 80081fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008200:	6a39      	ldr	r1, [r7, #32]
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f000 fa46 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00d      	beq.n	800822a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008212:	2b04      	cmp	r3, #4
 8008214:	d107      	bne.n	8008226 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008224:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e02b      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800822a:	88fb      	ldrh	r3, [r7, #6]
 800822c:	2b01      	cmp	r3, #1
 800822e:	d105      	bne.n	800823c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008230:	893b      	ldrh	r3, [r7, #8]
 8008232:	b2da      	uxtb	r2, r3
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	611a      	str	r2, [r3, #16]
 800823a:	e021      	b.n	8008280 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800823c:	893b      	ldrh	r3, [r7, #8]
 800823e:	0a1b      	lsrs	r3, r3, #8
 8008240:	b29b      	uxth	r3, r3
 8008242:	b2da      	uxtb	r2, r3
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800824a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800824c:	6a39      	ldr	r1, [r7, #32]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 fa20 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00d      	beq.n	8008276 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825e:	2b04      	cmp	r3, #4
 8008260:	d107      	bne.n	8008272 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008270:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e005      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008276:	893b      	ldrh	r3, [r7, #8]
 8008278:	b2da      	uxtb	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3718      	adds	r7, #24
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	00010002 	.word	0x00010002

08008290 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b088      	sub	sp, #32
 8008294:	af02      	add	r7, sp, #8
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	4608      	mov	r0, r1
 800829a:	4611      	mov	r1, r2
 800829c:	461a      	mov	r2, r3
 800829e:	4603      	mov	r3, r0
 80082a0:	817b      	strh	r3, [r7, #10]
 80082a2:	460b      	mov	r3, r1
 80082a4:	813b      	strh	r3, [r7, #8]
 80082a6:	4613      	mov	r3, r2
 80082a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80082b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	6a3b      	ldr	r3, [r7, #32]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f8c2 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00d      	beq.n	80082fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082f0:	d103      	bne.n	80082fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e0aa      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80082fe:	897b      	ldrh	r3, [r7, #10]
 8008300:	b2db      	uxtb	r3, r3
 8008302:	461a      	mov	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800830c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800830e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008310:	6a3a      	ldr	r2, [r7, #32]
 8008312:	4952      	ldr	r1, [pc, #328]	@ (800845c <I2C_RequestMemoryRead+0x1cc>)
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f000 f91d 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e097      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008324:	2300      	movs	r3, #0
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800833a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800833c:	6a39      	ldr	r1, [r7, #32]
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 f9a8 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00d      	beq.n	8008366 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800834e:	2b04      	cmp	r3, #4
 8008350:	d107      	bne.n	8008362 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008360:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e076      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008366:	88fb      	ldrh	r3, [r7, #6]
 8008368:	2b01      	cmp	r3, #1
 800836a:	d105      	bne.n	8008378 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800836c:	893b      	ldrh	r3, [r7, #8]
 800836e:	b2da      	uxtb	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	611a      	str	r2, [r3, #16]
 8008376:	e021      	b.n	80083bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008378:	893b      	ldrh	r3, [r7, #8]
 800837a:	0a1b      	lsrs	r3, r3, #8
 800837c:	b29b      	uxth	r3, r3
 800837e:	b2da      	uxtb	r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008388:	6a39      	ldr	r1, [r7, #32]
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f000 f982 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00d      	beq.n	80083b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839a:	2b04      	cmp	r3, #4
 800839c:	d107      	bne.n	80083ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e050      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083b2:	893b      	ldrh	r3, [r7, #8]
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083be:	6a39      	ldr	r1, [r7, #32]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f967 	bl	8008694 <I2C_WaitOnTXEFlagUntilTimeout>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00d      	beq.n	80083e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d0:	2b04      	cmp	r3, #4
 80083d2:	d107      	bne.n	80083e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e035      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	2200      	movs	r2, #0
 8008400:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 f82b 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00d      	beq.n	800842c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800841a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800841e:	d103      	bne.n	8008428 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008426:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e013      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800842c:	897b      	ldrh	r3, [r7, #10]
 800842e:	b2db      	uxtb	r3, r3
 8008430:	f043 0301 	orr.w	r3, r3, #1
 8008434:	b2da      	uxtb	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800843c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843e:	6a3a      	ldr	r2, [r7, #32]
 8008440:	4906      	ldr	r1, [pc, #24]	@ (800845c <I2C_RequestMemoryRead+0x1cc>)
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 f886 	bl	8008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d001      	beq.n	8008452 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e000      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3718      	adds	r7, #24
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	00010002 	.word	0x00010002

08008460 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	4613      	mov	r3, r2
 800846e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008470:	e048      	b.n	8008504 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008478:	d044      	beq.n	8008504 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800847a:	f7fd f9c1 	bl	8005800 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	429a      	cmp	r2, r3
 8008488:	d302      	bcc.n	8008490 <I2C_WaitOnFlagUntilTimeout+0x30>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d139      	bne.n	8008504 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	0c1b      	lsrs	r3, r3, #16
 8008494:	b2db      	uxtb	r3, r3
 8008496:	2b01      	cmp	r3, #1
 8008498:	d10d      	bne.n	80084b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	695b      	ldr	r3, [r3, #20]
 80084a0:	43da      	mvns	r2, r3
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	4013      	ands	r3, r2
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	bf0c      	ite	eq
 80084ac:	2301      	moveq	r3, #1
 80084ae:	2300      	movne	r3, #0
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	461a      	mov	r2, r3
 80084b4:	e00c      	b.n	80084d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	699b      	ldr	r3, [r3, #24]
 80084bc:	43da      	mvns	r2, r3
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	4013      	ands	r3, r2
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	bf0c      	ite	eq
 80084c8:	2301      	moveq	r3, #1
 80084ca:	2300      	movne	r3, #0
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	461a      	mov	r2, r3
 80084d0:	79fb      	ldrb	r3, [r7, #7]
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d116      	bne.n	8008504 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2220      	movs	r2, #32
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f0:	f043 0220 	orr.w	r2, r3, #32
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e023      	b.n	800854c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	0c1b      	lsrs	r3, r3, #16
 8008508:	b2db      	uxtb	r3, r3
 800850a:	2b01      	cmp	r3, #1
 800850c:	d10d      	bne.n	800852a <I2C_WaitOnFlagUntilTimeout+0xca>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	43da      	mvns	r2, r3
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	4013      	ands	r3, r2
 800851a:	b29b      	uxth	r3, r3
 800851c:	2b00      	cmp	r3, #0
 800851e:	bf0c      	ite	eq
 8008520:	2301      	moveq	r3, #1
 8008522:	2300      	movne	r3, #0
 8008524:	b2db      	uxtb	r3, r3
 8008526:	461a      	mov	r2, r3
 8008528:	e00c      	b.n	8008544 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	43da      	mvns	r2, r3
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	4013      	ands	r3, r2
 8008536:	b29b      	uxth	r3, r3
 8008538:	2b00      	cmp	r3, #0
 800853a:	bf0c      	ite	eq
 800853c:	2301      	moveq	r3, #1
 800853e:	2300      	movne	r3, #0
 8008540:	b2db      	uxtb	r3, r3
 8008542:	461a      	mov	r2, r3
 8008544:	79fb      	ldrb	r3, [r7, #7]
 8008546:	429a      	cmp	r2, r3
 8008548:	d093      	beq.n	8008472 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800854a:	2300      	movs	r3, #0
}
 800854c:	4618      	mov	r0, r3
 800854e:	3710      	adds	r7, #16
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	607a      	str	r2, [r7, #4]
 8008560:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008562:	e071      	b.n	8008648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800856e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008572:	d123      	bne.n	80085bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008582:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800858c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a8:	f043 0204 	orr.w	r2, r3, #4
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80085b8:	2301      	movs	r3, #1
 80085ba:	e067      	b.n	800868c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c2:	d041      	beq.n	8008648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085c4:	f7fd f91c 	bl	8005800 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d302      	bcc.n	80085da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d136      	bne.n	8008648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	0c1b      	lsrs	r3, r3, #16
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d10c      	bne.n	80085fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	43da      	mvns	r2, r3
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	4013      	ands	r3, r2
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bf14      	ite	ne
 80085f6:	2301      	movne	r3, #1
 80085f8:	2300      	moveq	r3, #0
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	e00b      	b.n	8008616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	43da      	mvns	r2, r3
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	4013      	ands	r3, r2
 800860a:	b29b      	uxth	r3, r3
 800860c:	2b00      	cmp	r3, #0
 800860e:	bf14      	ite	ne
 8008610:	2301      	movne	r3, #1
 8008612:	2300      	moveq	r3, #0
 8008614:	b2db      	uxtb	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d016      	beq.n	8008648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2220      	movs	r2, #32
 8008624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008634:	f043 0220 	orr.w	r2, r3, #32
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e021      	b.n	800868c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	0c1b      	lsrs	r3, r3, #16
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b01      	cmp	r3, #1
 8008650:	d10c      	bne.n	800866c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	695b      	ldr	r3, [r3, #20]
 8008658:	43da      	mvns	r2, r3
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	4013      	ands	r3, r2
 800865e:	b29b      	uxth	r3, r3
 8008660:	2b00      	cmp	r3, #0
 8008662:	bf14      	ite	ne
 8008664:	2301      	movne	r3, #1
 8008666:	2300      	moveq	r3, #0
 8008668:	b2db      	uxtb	r3, r3
 800866a:	e00b      	b.n	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	43da      	mvns	r2, r3
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	4013      	ands	r3, r2
 8008678:	b29b      	uxth	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	bf14      	ite	ne
 800867e:	2301      	movne	r3, #1
 8008680:	2300      	moveq	r3, #0
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b00      	cmp	r3, #0
 8008686:	f47f af6d 	bne.w	8008564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086a0:	e034      	b.n	800870c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 f8e3 	bl	800886e <I2C_IsAcknowledgeFailed>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e034      	b.n	800871c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b8:	d028      	beq.n	800870c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086ba:	f7fd f8a1 	bl	8005800 <HAL_GetTick>
 80086be:	4602      	mov	r2, r0
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	68ba      	ldr	r2, [r7, #8]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d302      	bcc.n	80086d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d11d      	bne.n	800870c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086da:	2b80      	cmp	r3, #128	@ 0x80
 80086dc:	d016      	beq.n	800870c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2220      	movs	r2, #32
 80086e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f8:	f043 0220 	orr.w	r2, r3, #32
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e007      	b.n	800871c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	695b      	ldr	r3, [r3, #20]
 8008712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008716:	2b80      	cmp	r3, #128	@ 0x80
 8008718:	d1c3      	bne.n	80086a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3710      	adds	r7, #16
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008730:	e034      	b.n	800879c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 f89b 	bl	800886e <I2C_IsAcknowledgeFailed>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d001      	beq.n	8008742 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e034      	b.n	80087ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008748:	d028      	beq.n	800879c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800874a:	f7fd f859 	bl	8005800 <HAL_GetTick>
 800874e:	4602      	mov	r2, r0
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	68ba      	ldr	r2, [r7, #8]
 8008756:	429a      	cmp	r2, r3
 8008758:	d302      	bcc.n	8008760 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d11d      	bne.n	800879c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b04      	cmp	r3, #4
 800876c:	d016      	beq.n	800879c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2220      	movs	r2, #32
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008788:	f043 0220 	orr.w	r2, r3, #32
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2200      	movs	r2, #0
 8008794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e007      	b.n	80087ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	695b      	ldr	r3, [r3, #20]
 80087a2:	f003 0304 	and.w	r3, r3, #4
 80087a6:	2b04      	cmp	r3, #4
 80087a8:	d1c3      	bne.n	8008732 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80087c0:	e049      	b.n	8008856 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	695b      	ldr	r3, [r3, #20]
 80087c8:	f003 0310 	and.w	r3, r3, #16
 80087cc:	2b10      	cmp	r3, #16
 80087ce:	d119      	bne.n	8008804 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f06f 0210 	mvn.w	r2, #16
 80087d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2200      	movs	r2, #0
 80087de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2220      	movs	r2, #32
 80087e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	e030      	b.n	8008866 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008804:	f7fc fffc 	bl	8005800 <HAL_GetTick>
 8008808:	4602      	mov	r2, r0
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	1ad3      	subs	r3, r2, r3
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	429a      	cmp	r2, r3
 8008812:	d302      	bcc.n	800881a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d11d      	bne.n	8008856 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	695b      	ldr	r3, [r3, #20]
 8008820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008824:	2b40      	cmp	r3, #64	@ 0x40
 8008826:	d016      	beq.n	8008856 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2220      	movs	r2, #32
 8008832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008842:	f043 0220 	orr.w	r2, r3, #32
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	e007      	b.n	8008866 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008860:	2b40      	cmp	r3, #64	@ 0x40
 8008862:	d1ae      	bne.n	80087c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008884:	d11b      	bne.n	80088be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800888e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2220      	movs	r2, #32
 800889a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088aa:	f043 0204 	orr.w	r2, r3, #4
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e000      	b.n	80088c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80088d2:	2300      	movs	r3, #0
 80088d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80088d6:	2300      	movs	r3, #0
 80088d8:	603b      	str	r3, [r7, #0]
 80088da:	4b20      	ldr	r3, [pc, #128]	@ (800895c <HAL_PWREx_EnableOverDrive+0x90>)
 80088dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088de:	4a1f      	ldr	r2, [pc, #124]	@ (800895c <HAL_PWREx_EnableOverDrive+0x90>)
 80088e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80088e6:	4b1d      	ldr	r3, [pc, #116]	@ (800895c <HAL_PWREx_EnableOverDrive+0x90>)
 80088e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088ee:	603b      	str	r3, [r7, #0]
 80088f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80088f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008960 <HAL_PWREx_EnableOverDrive+0x94>)
 80088f4:	2201      	movs	r2, #1
 80088f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80088f8:	f7fc ff82 	bl	8005800 <HAL_GetTick>
 80088fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80088fe:	e009      	b.n	8008914 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008900:	f7fc ff7e 	bl	8005800 <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800890e:	d901      	bls.n	8008914 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e01f      	b.n	8008954 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008914:	4b13      	ldr	r3, [pc, #76]	@ (8008964 <HAL_PWREx_EnableOverDrive+0x98>)
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800891c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008920:	d1ee      	bne.n	8008900 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008922:	4b11      	ldr	r3, [pc, #68]	@ (8008968 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008924:	2201      	movs	r2, #1
 8008926:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008928:	f7fc ff6a 	bl	8005800 <HAL_GetTick>
 800892c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800892e:	e009      	b.n	8008944 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008930:	f7fc ff66 	bl	8005800 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800893e:	d901      	bls.n	8008944 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	e007      	b.n	8008954 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008944:	4b07      	ldr	r3, [pc, #28]	@ (8008964 <HAL_PWREx_EnableOverDrive+0x98>)
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800894c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008950:	d1ee      	bne.n	8008930 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	3708      	adds	r7, #8
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40023800 	.word	0x40023800
 8008960:	420e0040 	.word	0x420e0040
 8008964:	40007000 	.word	0x40007000
 8008968:	420e0044 	.word	0x420e0044

0800896c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d101      	bne.n	8008980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	e0cc      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008980:	4b68      	ldr	r3, [pc, #416]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 030f 	and.w	r3, r3, #15
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	429a      	cmp	r2, r3
 800898c:	d90c      	bls.n	80089a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800898e:	4b65      	ldr	r3, [pc, #404]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008990:	683a      	ldr	r2, [r7, #0]
 8008992:	b2d2      	uxtb	r2, r2
 8008994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008996:	4b63      	ldr	r3, [pc, #396]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 030f 	and.w	r3, r3, #15
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d001      	beq.n	80089a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e0b8      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d020      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 0304 	and.w	r3, r3, #4
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d005      	beq.n	80089cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80089c0:	4b59      	ldr	r3, [pc, #356]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	4a58      	ldr	r2, [pc, #352]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80089ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0308 	and.w	r3, r3, #8
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d005      	beq.n	80089e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80089d8:	4b53      	ldr	r3, [pc, #332]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	4a52      	ldr	r2, [pc, #328]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80089e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089e4:	4b50      	ldr	r3, [pc, #320]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	494d      	ldr	r1, [pc, #308]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 80089f2:	4313      	orrs	r3, r2
 80089f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d044      	beq.n	8008a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d107      	bne.n	8008a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a0a:	4b47      	ldr	r3, [pc, #284]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d119      	bne.n	8008a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e07f      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d003      	beq.n	8008a2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a26:	2b03      	cmp	r3, #3
 8008a28:	d107      	bne.n	8008a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d109      	bne.n	8008a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e06f      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a3a:	4b3b      	ldr	r3, [pc, #236]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d101      	bne.n	8008a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e067      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a4a:	4b37      	ldr	r3, [pc, #220]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	f023 0203 	bic.w	r2, r3, #3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	4934      	ldr	r1, [pc, #208]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008a5c:	f7fc fed0 	bl	8005800 <HAL_GetTick>
 8008a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a62:	e00a      	b.n	8008a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a64:	f7fc fecc 	bl	8005800 <HAL_GetTick>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	1ad3      	subs	r3, r2, r3
 8008a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d901      	bls.n	8008a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	e04f      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f003 020c 	and.w	r2, r3, #12
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d1eb      	bne.n	8008a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a8c:	4b25      	ldr	r3, [pc, #148]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 030f 	and.w	r3, r3, #15
 8008a94:	683a      	ldr	r2, [r7, #0]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d20c      	bcs.n	8008ab4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a9a:	4b22      	ldr	r3, [pc, #136]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008a9c:	683a      	ldr	r2, [r7, #0]
 8008a9e:	b2d2      	uxtb	r2, r2
 8008aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008aa2:	4b20      	ldr	r3, [pc, #128]	@ (8008b24 <HAL_RCC_ClockConfig+0x1b8>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f003 030f 	and.w	r3, r3, #15
 8008aaa:	683a      	ldr	r2, [r7, #0]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d001      	beq.n	8008ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e032      	b.n	8008b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f003 0304 	and.w	r3, r3, #4
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d008      	beq.n	8008ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ac0:	4b19      	ldr	r3, [pc, #100]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	4916      	ldr	r1, [pc, #88]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0308 	and.w	r3, r3, #8
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d009      	beq.n	8008af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008ade:	4b12      	ldr	r3, [pc, #72]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	00db      	lsls	r3, r3, #3
 8008aec:	490e      	ldr	r1, [pc, #56]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008aee:	4313      	orrs	r3, r2
 8008af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008af2:	f000 f855 	bl	8008ba0 <HAL_RCC_GetSysClockFreq>
 8008af6:	4602      	mov	r2, r0
 8008af8:	4b0b      	ldr	r3, [pc, #44]	@ (8008b28 <HAL_RCC_ClockConfig+0x1bc>)
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	091b      	lsrs	r3, r3, #4
 8008afe:	f003 030f 	and.w	r3, r3, #15
 8008b02:	490a      	ldr	r1, [pc, #40]	@ (8008b2c <HAL_RCC_ClockConfig+0x1c0>)
 8008b04:	5ccb      	ldrb	r3, [r1, r3]
 8008b06:	fa22 f303 	lsr.w	r3, r2, r3
 8008b0a:	4a09      	ldr	r2, [pc, #36]	@ (8008b30 <HAL_RCC_ClockConfig+0x1c4>)
 8008b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008b0e:	4b09      	ldr	r3, [pc, #36]	@ (8008b34 <HAL_RCC_ClockConfig+0x1c8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fc fe30 	bl	8005778 <HAL_InitTick>

  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	40023c00 	.word	0x40023c00
 8008b28:	40023800 	.word	0x40023800
 8008b2c:	0800e274 	.word	0x0800e274
 8008b30:	20000064 	.word	0x20000064
 8008b34:	20000094 	.word	0x20000094

08008b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b3c:	4b03      	ldr	r3, [pc, #12]	@ (8008b4c <HAL_RCC_GetHCLKFreq+0x14>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop
 8008b4c:	20000064 	.word	0x20000064

08008b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008b54:	f7ff fff0 	bl	8008b38 <HAL_RCC_GetHCLKFreq>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	4b05      	ldr	r3, [pc, #20]	@ (8008b70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	0a9b      	lsrs	r3, r3, #10
 8008b60:	f003 0307 	and.w	r3, r3, #7
 8008b64:	4903      	ldr	r1, [pc, #12]	@ (8008b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b66:	5ccb      	ldrb	r3, [r1, r3]
 8008b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	40023800 	.word	0x40023800
 8008b74:	0800e284 	.word	0x0800e284

08008b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008b7c:	f7ff ffdc 	bl	8008b38 <HAL_RCC_GetHCLKFreq>
 8008b80:	4602      	mov	r2, r0
 8008b82:	4b05      	ldr	r3, [pc, #20]	@ (8008b98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	0b5b      	lsrs	r3, r3, #13
 8008b88:	f003 0307 	and.w	r3, r3, #7
 8008b8c:	4903      	ldr	r1, [pc, #12]	@ (8008b9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b8e:	5ccb      	ldrb	r3, [r1, r3]
 8008b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	40023800 	.word	0x40023800
 8008b9c:	0800e284 	.word	0x0800e284

08008ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ba4:	b0ae      	sub	sp, #184	@ 0xb8
 8008ba6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008bc6:	4bcb      	ldr	r3, [pc, #812]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f003 030c 	and.w	r3, r3, #12
 8008bce:	2b0c      	cmp	r3, #12
 8008bd0:	f200 8206 	bhi.w	8008fe0 <HAL_RCC_GetSysClockFreq+0x440>
 8008bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8008bdc <HAL_RCC_GetSysClockFreq+0x3c>)
 8008bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bda:	bf00      	nop
 8008bdc:	08008c11 	.word	0x08008c11
 8008be0:	08008fe1 	.word	0x08008fe1
 8008be4:	08008fe1 	.word	0x08008fe1
 8008be8:	08008fe1 	.word	0x08008fe1
 8008bec:	08008c19 	.word	0x08008c19
 8008bf0:	08008fe1 	.word	0x08008fe1
 8008bf4:	08008fe1 	.word	0x08008fe1
 8008bf8:	08008fe1 	.word	0x08008fe1
 8008bfc:	08008c21 	.word	0x08008c21
 8008c00:	08008fe1 	.word	0x08008fe1
 8008c04:	08008fe1 	.word	0x08008fe1
 8008c08:	08008fe1 	.word	0x08008fe1
 8008c0c:	08008e11 	.word	0x08008e11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c10:	4bb9      	ldr	r3, [pc, #740]	@ (8008ef8 <HAL_RCC_GetSysClockFreq+0x358>)
 8008c12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008c16:	e1e7      	b.n	8008fe8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008c18:	4bb8      	ldr	r3, [pc, #736]	@ (8008efc <HAL_RCC_GetSysClockFreq+0x35c>)
 8008c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008c1e:	e1e3      	b.n	8008fe8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008c20:	4bb4      	ldr	r3, [pc, #720]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008c2c:	4bb1      	ldr	r3, [pc, #708]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d071      	beq.n	8008d1c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c38:	4bae      	ldr	r3, [pc, #696]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	099b      	lsrs	r3, r3, #6
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008c44:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8008c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c54:	2300      	movs	r3, #0
 8008c56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008c5e:	4622      	mov	r2, r4
 8008c60:	462b      	mov	r3, r5
 8008c62:	f04f 0000 	mov.w	r0, #0
 8008c66:	f04f 0100 	mov.w	r1, #0
 8008c6a:	0159      	lsls	r1, r3, #5
 8008c6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c70:	0150      	lsls	r0, r2, #5
 8008c72:	4602      	mov	r2, r0
 8008c74:	460b      	mov	r3, r1
 8008c76:	4621      	mov	r1, r4
 8008c78:	1a51      	subs	r1, r2, r1
 8008c7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	eb63 0301 	sbc.w	r3, r3, r1
 8008c82:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c84:	f04f 0200 	mov.w	r2, #0
 8008c88:	f04f 0300 	mov.w	r3, #0
 8008c8c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8008c90:	4649      	mov	r1, r9
 8008c92:	018b      	lsls	r3, r1, #6
 8008c94:	4641      	mov	r1, r8
 8008c96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c9a:	4641      	mov	r1, r8
 8008c9c:	018a      	lsls	r2, r1, #6
 8008c9e:	4641      	mov	r1, r8
 8008ca0:	1a51      	subs	r1, r2, r1
 8008ca2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	eb63 0301 	sbc.w	r3, r3, r1
 8008caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cac:	f04f 0200 	mov.w	r2, #0
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008cb8:	4649      	mov	r1, r9
 8008cba:	00cb      	lsls	r3, r1, #3
 8008cbc:	4641      	mov	r1, r8
 8008cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cc2:	4641      	mov	r1, r8
 8008cc4:	00ca      	lsls	r2, r1, #3
 8008cc6:	4610      	mov	r0, r2
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4603      	mov	r3, r0
 8008ccc:	4622      	mov	r2, r4
 8008cce:	189b      	adds	r3, r3, r2
 8008cd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd2:	462b      	mov	r3, r5
 8008cd4:	460a      	mov	r2, r1
 8008cd6:	eb42 0303 	adc.w	r3, r2, r3
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cdc:	f04f 0200 	mov.w	r2, #0
 8008ce0:	f04f 0300 	mov.w	r3, #0
 8008ce4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008ce8:	4629      	mov	r1, r5
 8008cea:	024b      	lsls	r3, r1, #9
 8008cec:	4621      	mov	r1, r4
 8008cee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	024a      	lsls	r2, r1, #9
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008d08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8008d0c:	f7f7 ffdc 	bl	8000cc8 <__aeabi_uldivmod>
 8008d10:	4602      	mov	r2, r0
 8008d12:	460b      	mov	r3, r1
 8008d14:	4613      	mov	r3, r2
 8008d16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d1a:	e067      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008d1c:	4b75      	ldr	r3, [pc, #468]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	099b      	lsrs	r3, r3, #6
 8008d22:	2200      	movs	r2, #0
 8008d24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d28:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008d2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d36:	2300      	movs	r3, #0
 8008d38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d3a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8008d3e:	4622      	mov	r2, r4
 8008d40:	462b      	mov	r3, r5
 8008d42:	f04f 0000 	mov.w	r0, #0
 8008d46:	f04f 0100 	mov.w	r1, #0
 8008d4a:	0159      	lsls	r1, r3, #5
 8008d4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d50:	0150      	lsls	r0, r2, #5
 8008d52:	4602      	mov	r2, r0
 8008d54:	460b      	mov	r3, r1
 8008d56:	4621      	mov	r1, r4
 8008d58:	1a51      	subs	r1, r2, r1
 8008d5a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008d5c:	4629      	mov	r1, r5
 8008d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8008d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d64:	f04f 0200 	mov.w	r2, #0
 8008d68:	f04f 0300 	mov.w	r3, #0
 8008d6c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8008d70:	4649      	mov	r1, r9
 8008d72:	018b      	lsls	r3, r1, #6
 8008d74:	4641      	mov	r1, r8
 8008d76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008d7a:	4641      	mov	r1, r8
 8008d7c:	018a      	lsls	r2, r1, #6
 8008d7e:	4641      	mov	r1, r8
 8008d80:	ebb2 0a01 	subs.w	sl, r2, r1
 8008d84:	4649      	mov	r1, r9
 8008d86:	eb63 0b01 	sbc.w	fp, r3, r1
 8008d8a:	f04f 0200 	mov.w	r2, #0
 8008d8e:	f04f 0300 	mov.w	r3, #0
 8008d92:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d96:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d9e:	4692      	mov	sl, r2
 8008da0:	469b      	mov	fp, r3
 8008da2:	4623      	mov	r3, r4
 8008da4:	eb1a 0303 	adds.w	r3, sl, r3
 8008da8:	623b      	str	r3, [r7, #32]
 8008daa:	462b      	mov	r3, r5
 8008dac:	eb4b 0303 	adc.w	r3, fp, r3
 8008db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008db2:	f04f 0200 	mov.w	r2, #0
 8008db6:	f04f 0300 	mov.w	r3, #0
 8008dba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	028b      	lsls	r3, r1, #10
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008dc8:	4621      	mov	r1, r4
 8008dca:	028a      	lsls	r2, r1, #10
 8008dcc:	4610      	mov	r0, r2
 8008dce:	4619      	mov	r1, r3
 8008dd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dd8:	677a      	str	r2, [r7, #116]	@ 0x74
 8008dda:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8008dde:	f7f7 ff73 	bl	8000cc8 <__aeabi_uldivmod>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	4613      	mov	r3, r2
 8008de8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008dec:	4b41      	ldr	r3, [pc, #260]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	0c1b      	lsrs	r3, r3, #16
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	3301      	adds	r3, #1
 8008df8:	005b      	lsls	r3, r3, #1
 8008dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8008dfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008e02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008e0e:	e0eb      	b.n	8008fe8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e10:	4b38      	ldr	r3, [pc, #224]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008e1c:	4b35      	ldr	r3, [pc, #212]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d06b      	beq.n	8008f00 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e28:	4b32      	ldr	r3, [pc, #200]	@ (8008ef4 <HAL_RCC_GetSysClockFreq+0x354>)
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	099b      	lsrs	r3, r3, #6
 8008e2e:	2200      	movs	r2, #0
 8008e30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e40:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8008e44:	4622      	mov	r2, r4
 8008e46:	462b      	mov	r3, r5
 8008e48:	f04f 0000 	mov.w	r0, #0
 8008e4c:	f04f 0100 	mov.w	r1, #0
 8008e50:	0159      	lsls	r1, r3, #5
 8008e52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008e56:	0150      	lsls	r0, r2, #5
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	1a51      	subs	r1, r2, r1
 8008e60:	61b9      	str	r1, [r7, #24]
 8008e62:	4629      	mov	r1, r5
 8008e64:	eb63 0301 	sbc.w	r3, r3, r1
 8008e68:	61fb      	str	r3, [r7, #28]
 8008e6a:	f04f 0200 	mov.w	r2, #0
 8008e6e:	f04f 0300 	mov.w	r3, #0
 8008e72:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008e76:	4659      	mov	r1, fp
 8008e78:	018b      	lsls	r3, r1, #6
 8008e7a:	4651      	mov	r1, sl
 8008e7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008e80:	4651      	mov	r1, sl
 8008e82:	018a      	lsls	r2, r1, #6
 8008e84:	4651      	mov	r1, sl
 8008e86:	ebb2 0801 	subs.w	r8, r2, r1
 8008e8a:	4659      	mov	r1, fp
 8008e8c:	eb63 0901 	sbc.w	r9, r3, r1
 8008e90:	f04f 0200 	mov.w	r2, #0
 8008e94:	f04f 0300 	mov.w	r3, #0
 8008e98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008ea0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ea4:	4690      	mov	r8, r2
 8008ea6:	4699      	mov	r9, r3
 8008ea8:	4623      	mov	r3, r4
 8008eaa:	eb18 0303 	adds.w	r3, r8, r3
 8008eae:	613b      	str	r3, [r7, #16]
 8008eb0:	462b      	mov	r3, r5
 8008eb2:	eb49 0303 	adc.w	r3, r9, r3
 8008eb6:	617b      	str	r3, [r7, #20]
 8008eb8:	f04f 0200 	mov.w	r2, #0
 8008ebc:	f04f 0300 	mov.w	r3, #0
 8008ec0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008ec4:	4629      	mov	r1, r5
 8008ec6:	024b      	lsls	r3, r1, #9
 8008ec8:	4621      	mov	r1, r4
 8008eca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008ece:	4621      	mov	r1, r4
 8008ed0:	024a      	lsls	r2, r1, #9
 8008ed2:	4610      	mov	r0, r2
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eda:	2200      	movs	r2, #0
 8008edc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ede:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008ee0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008ee4:	f7f7 fef0 	bl	8000cc8 <__aeabi_uldivmod>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	4613      	mov	r3, r2
 8008eee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ef2:	e065      	b.n	8008fc0 <HAL_RCC_GetSysClockFreq+0x420>
 8008ef4:	40023800 	.word	0x40023800
 8008ef8:	00f42400 	.word	0x00f42400
 8008efc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f00:	4b3d      	ldr	r3, [pc, #244]	@ (8008ff8 <HAL_RCC_GetSysClockFreq+0x458>)
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	099b      	lsrs	r3, r3, #6
 8008f06:	2200      	movs	r2, #0
 8008f08:	4618      	mov	r0, r3
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008f10:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f12:	2300      	movs	r3, #0
 8008f14:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f16:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008f1a:	4642      	mov	r2, r8
 8008f1c:	464b      	mov	r3, r9
 8008f1e:	f04f 0000 	mov.w	r0, #0
 8008f22:	f04f 0100 	mov.w	r1, #0
 8008f26:	0159      	lsls	r1, r3, #5
 8008f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008f2c:	0150      	lsls	r0, r2, #5
 8008f2e:	4602      	mov	r2, r0
 8008f30:	460b      	mov	r3, r1
 8008f32:	4641      	mov	r1, r8
 8008f34:	1a51      	subs	r1, r2, r1
 8008f36:	60b9      	str	r1, [r7, #8]
 8008f38:	4649      	mov	r1, r9
 8008f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8008f3e:	60fb      	str	r3, [r7, #12]
 8008f40:	f04f 0200 	mov.w	r2, #0
 8008f44:	f04f 0300 	mov.w	r3, #0
 8008f48:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008f4c:	4659      	mov	r1, fp
 8008f4e:	018b      	lsls	r3, r1, #6
 8008f50:	4651      	mov	r1, sl
 8008f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008f56:	4651      	mov	r1, sl
 8008f58:	018a      	lsls	r2, r1, #6
 8008f5a:	4651      	mov	r1, sl
 8008f5c:	1a54      	subs	r4, r2, r1
 8008f5e:	4659      	mov	r1, fp
 8008f60:	eb63 0501 	sbc.w	r5, r3, r1
 8008f64:	f04f 0200 	mov.w	r2, #0
 8008f68:	f04f 0300 	mov.w	r3, #0
 8008f6c:	00eb      	lsls	r3, r5, #3
 8008f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f72:	00e2      	lsls	r2, r4, #3
 8008f74:	4614      	mov	r4, r2
 8008f76:	461d      	mov	r5, r3
 8008f78:	4643      	mov	r3, r8
 8008f7a:	18e3      	adds	r3, r4, r3
 8008f7c:	603b      	str	r3, [r7, #0]
 8008f7e:	464b      	mov	r3, r9
 8008f80:	eb45 0303 	adc.w	r3, r5, r3
 8008f84:	607b      	str	r3, [r7, #4]
 8008f86:	f04f 0200 	mov.w	r2, #0
 8008f8a:	f04f 0300 	mov.w	r3, #0
 8008f8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008f92:	4629      	mov	r1, r5
 8008f94:	028b      	lsls	r3, r1, #10
 8008f96:	4621      	mov	r1, r4
 8008f98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	028a      	lsls	r2, r1, #10
 8008fa0:	4610      	mov	r0, r2
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fa8:	2200      	movs	r2, #0
 8008faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008fae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008fb2:	f7f7 fe89 	bl	8000cc8 <__aeabi_uldivmod>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4613      	mov	r3, r2
 8008fbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8008ff8 <HAL_RCC_GetSysClockFreq+0x458>)
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	0f1b      	lsrs	r3, r3, #28
 8008fc6:	f003 0307 	and.w	r3, r3, #7
 8008fca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008fce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008fde:	e003      	b.n	8008fe8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008fe0:	4b06      	ldr	r3, [pc, #24]	@ (8008ffc <HAL_RCC_GetSysClockFreq+0x45c>)
 8008fe2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008fe6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008fe8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	37b8      	adds	r7, #184	@ 0xb8
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ff6:	bf00      	nop
 8008ff8:	40023800 	.word	0x40023800
 8008ffc:	00f42400 	.word	0x00f42400

08009000 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e28d      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	2b00      	cmp	r3, #0
 800901c:	f000 8083 	beq.w	8009126 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009020:	4b94      	ldr	r3, [pc, #592]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f003 030c 	and.w	r3, r3, #12
 8009028:	2b04      	cmp	r3, #4
 800902a:	d019      	beq.n	8009060 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800902c:	4b91      	ldr	r3, [pc, #580]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	f003 030c 	and.w	r3, r3, #12
        || \
 8009034:	2b08      	cmp	r3, #8
 8009036:	d106      	bne.n	8009046 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009038:	4b8e      	ldr	r3, [pc, #568]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009040:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009044:	d00c      	beq.n	8009060 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009046:	4b8b      	ldr	r3, [pc, #556]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800904e:	2b0c      	cmp	r3, #12
 8009050:	d112      	bne.n	8009078 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009052:	4b88      	ldr	r3, [pc, #544]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800905a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800905e:	d10b      	bne.n	8009078 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009060:	4b84      	ldr	r3, [pc, #528]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009068:	2b00      	cmp	r3, #0
 800906a:	d05b      	beq.n	8009124 <HAL_RCC_OscConfig+0x124>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d157      	bne.n	8009124 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e25a      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009080:	d106      	bne.n	8009090 <HAL_RCC_OscConfig+0x90>
 8009082:	4b7c      	ldr	r3, [pc, #496]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a7b      	ldr	r2, [pc, #492]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	e01d      	b.n	80090cc <HAL_RCC_OscConfig+0xcc>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009098:	d10c      	bne.n	80090b4 <HAL_RCC_OscConfig+0xb4>
 800909a:	4b76      	ldr	r3, [pc, #472]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a75      	ldr	r2, [pc, #468]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80090a4:	6013      	str	r3, [r2, #0]
 80090a6:	4b73      	ldr	r3, [pc, #460]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a72      	ldr	r2, [pc, #456]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090b0:	6013      	str	r3, [r2, #0]
 80090b2:	e00b      	b.n	80090cc <HAL_RCC_OscConfig+0xcc>
 80090b4:	4b6f      	ldr	r3, [pc, #444]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a6e      	ldr	r2, [pc, #440]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090be:	6013      	str	r3, [r2, #0]
 80090c0:	4b6c      	ldr	r3, [pc, #432]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a6b      	ldr	r2, [pc, #428]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80090ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d013      	beq.n	80090fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090d4:	f7fc fb94 	bl	8005800 <HAL_GetTick>
 80090d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090da:	e008      	b.n	80090ee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090dc:	f7fc fb90 	bl	8005800 <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	2b64      	cmp	r3, #100	@ 0x64
 80090e8:	d901      	bls.n	80090ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e21f      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090ee:	4b61      	ldr	r3, [pc, #388]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d0f0      	beq.n	80090dc <HAL_RCC_OscConfig+0xdc>
 80090fa:	e014      	b.n	8009126 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090fc:	f7fc fb80 	bl	8005800 <HAL_GetTick>
 8009100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009102:	e008      	b.n	8009116 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009104:	f7fc fb7c 	bl	8005800 <HAL_GetTick>
 8009108:	4602      	mov	r2, r0
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	2b64      	cmp	r3, #100	@ 0x64
 8009110:	d901      	bls.n	8009116 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009112:	2303      	movs	r3, #3
 8009114:	e20b      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009116:	4b57      	ldr	r3, [pc, #348]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1f0      	bne.n	8009104 <HAL_RCC_OscConfig+0x104>
 8009122:	e000      	b.n	8009126 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0302 	and.w	r3, r3, #2
 800912e:	2b00      	cmp	r3, #0
 8009130:	d06f      	beq.n	8009212 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009132:	4b50      	ldr	r3, [pc, #320]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f003 030c 	and.w	r3, r3, #12
 800913a:	2b00      	cmp	r3, #0
 800913c:	d017      	beq.n	800916e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800913e:	4b4d      	ldr	r3, [pc, #308]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	f003 030c 	and.w	r3, r3, #12
        || \
 8009146:	2b08      	cmp	r3, #8
 8009148:	d105      	bne.n	8009156 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800914a:	4b4a      	ldr	r3, [pc, #296]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00b      	beq.n	800916e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009156:	4b47      	ldr	r3, [pc, #284]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800915e:	2b0c      	cmp	r3, #12
 8009160:	d11c      	bne.n	800919c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009162:	4b44      	ldr	r3, [pc, #272]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800916a:	2b00      	cmp	r3, #0
 800916c:	d116      	bne.n	800919c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800916e:	4b41      	ldr	r3, [pc, #260]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <HAL_RCC_OscConfig+0x186>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d001      	beq.n	8009186 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e1d3      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009186:	4b3b      	ldr	r3, [pc, #236]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	691b      	ldr	r3, [r3, #16]
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4937      	ldr	r1, [pc, #220]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009196:	4313      	orrs	r3, r2
 8009198:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800919a:	e03a      	b.n	8009212 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d020      	beq.n	80091e6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80091a4:	4b34      	ldr	r3, [pc, #208]	@ (8009278 <HAL_RCC_OscConfig+0x278>)
 80091a6:	2201      	movs	r2, #1
 80091a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091aa:	f7fc fb29 	bl	8005800 <HAL_GetTick>
 80091ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091b0:	e008      	b.n	80091c4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091b2:	f7fc fb25 	bl	8005800 <HAL_GetTick>
 80091b6:	4602      	mov	r2, r0
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d901      	bls.n	80091c4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e1b4      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091c4:	4b2b      	ldr	r3, [pc, #172]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 0302 	and.w	r3, r3, #2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d0f0      	beq.n	80091b2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091d0:	4b28      	ldr	r3, [pc, #160]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	691b      	ldr	r3, [r3, #16]
 80091dc:	00db      	lsls	r3, r3, #3
 80091de:	4925      	ldr	r1, [pc, #148]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 80091e0:	4313      	orrs	r3, r2
 80091e2:	600b      	str	r3, [r1, #0]
 80091e4:	e015      	b.n	8009212 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80091e6:	4b24      	ldr	r3, [pc, #144]	@ (8009278 <HAL_RCC_OscConfig+0x278>)
 80091e8:	2200      	movs	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ec:	f7fc fb08 	bl	8005800 <HAL_GetTick>
 80091f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80091f2:	e008      	b.n	8009206 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091f4:	f7fc fb04 	bl	8005800 <HAL_GetTick>
 80091f8:	4602      	mov	r2, r0
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	2b02      	cmp	r3, #2
 8009200:	d901      	bls.n	8009206 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009202:	2303      	movs	r3, #3
 8009204:	e193      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009206:	4b1b      	ldr	r3, [pc, #108]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0302 	and.w	r3, r3, #2
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1f0      	bne.n	80091f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0308 	and.w	r3, r3, #8
 800921a:	2b00      	cmp	r3, #0
 800921c:	d036      	beq.n	800928c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d016      	beq.n	8009254 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009226:	4b15      	ldr	r3, [pc, #84]	@ (800927c <HAL_RCC_OscConfig+0x27c>)
 8009228:	2201      	movs	r2, #1
 800922a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800922c:	f7fc fae8 	bl	8005800 <HAL_GetTick>
 8009230:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009232:	e008      	b.n	8009246 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009234:	f7fc fae4 	bl	8005800 <HAL_GetTick>
 8009238:	4602      	mov	r2, r0
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	1ad3      	subs	r3, r2, r3
 800923e:	2b02      	cmp	r3, #2
 8009240:	d901      	bls.n	8009246 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009242:	2303      	movs	r3, #3
 8009244:	e173      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009246:	4b0b      	ldr	r3, [pc, #44]	@ (8009274 <HAL_RCC_OscConfig+0x274>)
 8009248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800924a:	f003 0302 	and.w	r3, r3, #2
 800924e:	2b00      	cmp	r3, #0
 8009250:	d0f0      	beq.n	8009234 <HAL_RCC_OscConfig+0x234>
 8009252:	e01b      	b.n	800928c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009254:	4b09      	ldr	r3, [pc, #36]	@ (800927c <HAL_RCC_OscConfig+0x27c>)
 8009256:	2200      	movs	r2, #0
 8009258:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800925a:	f7fc fad1 	bl	8005800 <HAL_GetTick>
 800925e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009260:	e00e      	b.n	8009280 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009262:	f7fc facd 	bl	8005800 <HAL_GetTick>
 8009266:	4602      	mov	r2, r0
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	1ad3      	subs	r3, r2, r3
 800926c:	2b02      	cmp	r3, #2
 800926e:	d907      	bls.n	8009280 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e15c      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
 8009274:	40023800 	.word	0x40023800
 8009278:	42470000 	.word	0x42470000
 800927c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009280:	4b8a      	ldr	r3, [pc, #552]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009284:	f003 0302 	and.w	r3, r3, #2
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1ea      	bne.n	8009262 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0304 	and.w	r3, r3, #4
 8009294:	2b00      	cmp	r3, #0
 8009296:	f000 8097 	beq.w	80093c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800929a:	2300      	movs	r3, #0
 800929c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800929e:	4b83      	ldr	r3, [pc, #524]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80092a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10f      	bne.n	80092ca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092aa:	2300      	movs	r3, #0
 80092ac:	60bb      	str	r3, [r7, #8]
 80092ae:	4b7f      	ldr	r3, [pc, #508]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80092b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b2:	4a7e      	ldr	r2, [pc, #504]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80092b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80092ba:	4b7c      	ldr	r3, [pc, #496]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80092bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092c2:	60bb      	str	r3, [r7, #8]
 80092c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092c6:	2301      	movs	r3, #1
 80092c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092ca:	4b79      	ldr	r3, [pc, #484]	@ (80094b0 <HAL_RCC_OscConfig+0x4b0>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d118      	bne.n	8009308 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80092d6:	4b76      	ldr	r3, [pc, #472]	@ (80094b0 <HAL_RCC_OscConfig+0x4b0>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a75      	ldr	r2, [pc, #468]	@ (80094b0 <HAL_RCC_OscConfig+0x4b0>)
 80092dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80092e2:	f7fc fa8d 	bl	8005800 <HAL_GetTick>
 80092e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092e8:	e008      	b.n	80092fc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092ea:	f7fc fa89 	bl	8005800 <HAL_GetTick>
 80092ee:	4602      	mov	r2, r0
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d901      	bls.n	80092fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80092f8:	2303      	movs	r3, #3
 80092fa:	e118      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092fc:	4b6c      	ldr	r3, [pc, #432]	@ (80094b0 <HAL_RCC_OscConfig+0x4b0>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009304:	2b00      	cmp	r3, #0
 8009306:	d0f0      	beq.n	80092ea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	2b01      	cmp	r3, #1
 800930e:	d106      	bne.n	800931e <HAL_RCC_OscConfig+0x31e>
 8009310:	4b66      	ldr	r3, [pc, #408]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009314:	4a65      	ldr	r2, [pc, #404]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009316:	f043 0301 	orr.w	r3, r3, #1
 800931a:	6713      	str	r3, [r2, #112]	@ 0x70
 800931c:	e01c      	b.n	8009358 <HAL_RCC_OscConfig+0x358>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	2b05      	cmp	r3, #5
 8009324:	d10c      	bne.n	8009340 <HAL_RCC_OscConfig+0x340>
 8009326:	4b61      	ldr	r3, [pc, #388]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800932a:	4a60      	ldr	r2, [pc, #384]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 800932c:	f043 0304 	orr.w	r3, r3, #4
 8009330:	6713      	str	r3, [r2, #112]	@ 0x70
 8009332:	4b5e      	ldr	r3, [pc, #376]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009336:	4a5d      	ldr	r2, [pc, #372]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009338:	f043 0301 	orr.w	r3, r3, #1
 800933c:	6713      	str	r3, [r2, #112]	@ 0x70
 800933e:	e00b      	b.n	8009358 <HAL_RCC_OscConfig+0x358>
 8009340:	4b5a      	ldr	r3, [pc, #360]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009344:	4a59      	ldr	r2, [pc, #356]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009346:	f023 0301 	bic.w	r3, r3, #1
 800934a:	6713      	str	r3, [r2, #112]	@ 0x70
 800934c:	4b57      	ldr	r3, [pc, #348]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 800934e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009350:	4a56      	ldr	r2, [pc, #344]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009352:	f023 0304 	bic.w	r3, r3, #4
 8009356:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d015      	beq.n	800938c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009360:	f7fc fa4e 	bl	8005800 <HAL_GetTick>
 8009364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009366:	e00a      	b.n	800937e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009368:	f7fc fa4a 	bl	8005800 <HAL_GetTick>
 800936c:	4602      	mov	r2, r0
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009376:	4293      	cmp	r3, r2
 8009378:	d901      	bls.n	800937e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800937a:	2303      	movs	r3, #3
 800937c:	e0d7      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800937e:	4b4b      	ldr	r3, [pc, #300]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009382:	f003 0302 	and.w	r3, r3, #2
 8009386:	2b00      	cmp	r3, #0
 8009388:	d0ee      	beq.n	8009368 <HAL_RCC_OscConfig+0x368>
 800938a:	e014      	b.n	80093b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800938c:	f7fc fa38 	bl	8005800 <HAL_GetTick>
 8009390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009392:	e00a      	b.n	80093aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009394:	f7fc fa34 	bl	8005800 <HAL_GetTick>
 8009398:	4602      	mov	r2, r0
 800939a:	693b      	ldr	r3, [r7, #16]
 800939c:	1ad3      	subs	r3, r2, r3
 800939e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d901      	bls.n	80093aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80093a6:	2303      	movs	r3, #3
 80093a8:	e0c1      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093aa:	4b40      	ldr	r3, [pc, #256]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80093ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093ae:	f003 0302 	and.w	r3, r3, #2
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1ee      	bne.n	8009394 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80093b6:	7dfb      	ldrb	r3, [r7, #23]
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d105      	bne.n	80093c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093bc:	4b3b      	ldr	r3, [pc, #236]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80093be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093c0:	4a3a      	ldr	r2, [pc, #232]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80093c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f000 80ad 	beq.w	800952c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80093d2:	4b36      	ldr	r3, [pc, #216]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f003 030c 	and.w	r3, r3, #12
 80093da:	2b08      	cmp	r3, #8
 80093dc:	d060      	beq.n	80094a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	d145      	bne.n	8009472 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093e6:	4b33      	ldr	r3, [pc, #204]	@ (80094b4 <HAL_RCC_OscConfig+0x4b4>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093ec:	f7fc fa08 	bl	8005800 <HAL_GetTick>
 80093f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093f2:	e008      	b.n	8009406 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093f4:	f7fc fa04 	bl	8005800 <HAL_GetTick>
 80093f8:	4602      	mov	r2, r0
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d901      	bls.n	8009406 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009402:	2303      	movs	r3, #3
 8009404:	e093      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009406:	4b29      	ldr	r3, [pc, #164]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800940e:	2b00      	cmp	r3, #0
 8009410:	d1f0      	bne.n	80093f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	69da      	ldr	r2, [r3, #28]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a1b      	ldr	r3, [r3, #32]
 800941a:	431a      	orrs	r2, r3
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009420:	019b      	lsls	r3, r3, #6
 8009422:	431a      	orrs	r2, r3
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009428:	085b      	lsrs	r3, r3, #1
 800942a:	3b01      	subs	r3, #1
 800942c:	041b      	lsls	r3, r3, #16
 800942e:	431a      	orrs	r2, r3
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009434:	061b      	lsls	r3, r3, #24
 8009436:	431a      	orrs	r2, r3
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800943c:	071b      	lsls	r3, r3, #28
 800943e:	491b      	ldr	r1, [pc, #108]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009440:	4313      	orrs	r3, r2
 8009442:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009444:	4b1b      	ldr	r3, [pc, #108]	@ (80094b4 <HAL_RCC_OscConfig+0x4b4>)
 8009446:	2201      	movs	r2, #1
 8009448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800944a:	f7fc f9d9 	bl	8005800 <HAL_GetTick>
 800944e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009450:	e008      	b.n	8009464 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009452:	f7fc f9d5 	bl	8005800 <HAL_GetTick>
 8009456:	4602      	mov	r2, r0
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	2b02      	cmp	r3, #2
 800945e:	d901      	bls.n	8009464 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009460:	2303      	movs	r3, #3
 8009462:	e064      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009464:	4b11      	ldr	r3, [pc, #68]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800946c:	2b00      	cmp	r3, #0
 800946e:	d0f0      	beq.n	8009452 <HAL_RCC_OscConfig+0x452>
 8009470:	e05c      	b.n	800952c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009472:	4b10      	ldr	r3, [pc, #64]	@ (80094b4 <HAL_RCC_OscConfig+0x4b4>)
 8009474:	2200      	movs	r2, #0
 8009476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009478:	f7fc f9c2 	bl	8005800 <HAL_GetTick>
 800947c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800947e:	e008      	b.n	8009492 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009480:	f7fc f9be 	bl	8005800 <HAL_GetTick>
 8009484:	4602      	mov	r2, r0
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	2b02      	cmp	r3, #2
 800948c:	d901      	bls.n	8009492 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800948e:	2303      	movs	r3, #3
 8009490:	e04d      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009492:	4b06      	ldr	r3, [pc, #24]	@ (80094ac <HAL_RCC_OscConfig+0x4ac>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1f0      	bne.n	8009480 <HAL_RCC_OscConfig+0x480>
 800949e:	e045      	b.n	800952c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d107      	bne.n	80094b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e040      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
 80094ac:	40023800 	.word	0x40023800
 80094b0:	40007000 	.word	0x40007000
 80094b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80094b8:	4b1f      	ldr	r3, [pc, #124]	@ (8009538 <HAL_RCC_OscConfig+0x538>)
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d030      	beq.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d129      	bne.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094de:	429a      	cmp	r2, r3
 80094e0:	d122      	bne.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80094e8:	4013      	ands	r3, r2
 80094ea:	687a      	ldr	r2, [r7, #4]
 80094ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80094ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d119      	bne.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fe:	085b      	lsrs	r3, r3, #1
 8009500:	3b01      	subs	r3, #1
 8009502:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009504:	429a      	cmp	r2, r3
 8009506:	d10f      	bne.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009512:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009514:	429a      	cmp	r2, r3
 8009516:	d107      	bne.n	8009528 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009522:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009524:	429a      	cmp	r2, r3
 8009526:	d001      	beq.n	800952c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e000      	b.n	800952e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3718      	adds	r7, #24
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	40023800 	.word	0x40023800

0800953c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d101      	bne.n	800954e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800954a:	2301      	movs	r3, #1
 800954c:	e041      	b.n	80095d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009554:	b2db      	uxtb	r3, r3
 8009556:	2b00      	cmp	r3, #0
 8009558:	d106      	bne.n	8009568 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2200      	movs	r2, #0
 800955e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f7fa fd04 	bl	8003f70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2202      	movs	r2, #2
 800956c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	3304      	adds	r3, #4
 8009578:	4619      	mov	r1, r3
 800957a:	4610      	mov	r0, r2
 800957c:	f000 faec 	bl	8009b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2201      	movs	r2, #1
 800958c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2201      	movs	r2, #1
 80095a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
	...

080095dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b084      	sub	sp, #16
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d109      	bne.n	8009600 <HAL_TIM_PWM_Start+0x24>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	bf14      	ite	ne
 80095f8:	2301      	movne	r3, #1
 80095fa:	2300      	moveq	r3, #0
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	e022      	b.n	8009646 <HAL_TIM_PWM_Start+0x6a>
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	2b04      	cmp	r3, #4
 8009604:	d109      	bne.n	800961a <HAL_TIM_PWM_Start+0x3e>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800960c:	b2db      	uxtb	r3, r3
 800960e:	2b01      	cmp	r3, #1
 8009610:	bf14      	ite	ne
 8009612:	2301      	movne	r3, #1
 8009614:	2300      	moveq	r3, #0
 8009616:	b2db      	uxtb	r3, r3
 8009618:	e015      	b.n	8009646 <HAL_TIM_PWM_Start+0x6a>
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	2b08      	cmp	r3, #8
 800961e:	d109      	bne.n	8009634 <HAL_TIM_PWM_Start+0x58>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b01      	cmp	r3, #1
 800962a:	bf14      	ite	ne
 800962c:	2301      	movne	r3, #1
 800962e:	2300      	moveq	r3, #0
 8009630:	b2db      	uxtb	r3, r3
 8009632:	e008      	b.n	8009646 <HAL_TIM_PWM_Start+0x6a>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800963a:	b2db      	uxtb	r3, r3
 800963c:	2b01      	cmp	r3, #1
 800963e:	bf14      	ite	ne
 8009640:	2301      	movne	r3, #1
 8009642:	2300      	moveq	r3, #0
 8009644:	b2db      	uxtb	r3, r3
 8009646:	2b00      	cmp	r3, #0
 8009648:	d001      	beq.n	800964e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e07c      	b.n	8009748 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d104      	bne.n	800965e <HAL_TIM_PWM_Start+0x82>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2202      	movs	r2, #2
 8009658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800965c:	e013      	b.n	8009686 <HAL_TIM_PWM_Start+0xaa>
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	2b04      	cmp	r3, #4
 8009662:	d104      	bne.n	800966e <HAL_TIM_PWM_Start+0x92>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2202      	movs	r2, #2
 8009668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800966c:	e00b      	b.n	8009686 <HAL_TIM_PWM_Start+0xaa>
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	2b08      	cmp	r3, #8
 8009672:	d104      	bne.n	800967e <HAL_TIM_PWM_Start+0xa2>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2202      	movs	r2, #2
 8009678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800967c:	e003      	b.n	8009686 <HAL_TIM_PWM_Start+0xaa>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2202      	movs	r2, #2
 8009682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2201      	movs	r2, #1
 800968c:	6839      	ldr	r1, [r7, #0]
 800968e:	4618      	mov	r0, r3
 8009690:	f000 fcbe 	bl	800a010 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4a2d      	ldr	r2, [pc, #180]	@ (8009750 <HAL_TIM_PWM_Start+0x174>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d004      	beq.n	80096a8 <HAL_TIM_PWM_Start+0xcc>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a2c      	ldr	r2, [pc, #176]	@ (8009754 <HAL_TIM_PWM_Start+0x178>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d101      	bne.n	80096ac <HAL_TIM_PWM_Start+0xd0>
 80096a8:	2301      	movs	r3, #1
 80096aa:	e000      	b.n	80096ae <HAL_TIM_PWM_Start+0xd2>
 80096ac:	2300      	movs	r3, #0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d007      	beq.n	80096c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a22      	ldr	r2, [pc, #136]	@ (8009750 <HAL_TIM_PWM_Start+0x174>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d022      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096d4:	d01d      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a1f      	ldr	r2, [pc, #124]	@ (8009758 <HAL_TIM_PWM_Start+0x17c>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d018      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a1d      	ldr	r2, [pc, #116]	@ (800975c <HAL_TIM_PWM_Start+0x180>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d013      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a1c      	ldr	r2, [pc, #112]	@ (8009760 <HAL_TIM_PWM_Start+0x184>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d00e      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a16      	ldr	r2, [pc, #88]	@ (8009754 <HAL_TIM_PWM_Start+0x178>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d009      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a18      	ldr	r2, [pc, #96]	@ (8009764 <HAL_TIM_PWM_Start+0x188>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d004      	beq.n	8009712 <HAL_TIM_PWM_Start+0x136>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a16      	ldr	r2, [pc, #88]	@ (8009768 <HAL_TIM_PWM_Start+0x18c>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d111      	bne.n	8009736 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	f003 0307 	and.w	r3, r3, #7
 800971c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2b06      	cmp	r3, #6
 8009722:	d010      	beq.n	8009746 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f042 0201 	orr.w	r2, r2, #1
 8009732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009734:	e007      	b.n	8009746 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f042 0201 	orr.w	r2, r2, #1
 8009744:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009746:	2300      	movs	r3, #0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3710      	adds	r7, #16
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	40010000 	.word	0x40010000
 8009754:	40010400 	.word	0x40010400
 8009758:	40000400 	.word	0x40000400
 800975c:	40000800 	.word	0x40000800
 8009760:	40000c00 	.word	0x40000c00
 8009764:	40014000 	.word	0x40014000
 8009768:	40001800 	.word	0x40001800

0800976c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b086      	sub	sp, #24
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d101      	bne.n	8009780 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e097      	b.n	80098b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b00      	cmp	r3, #0
 800978a:	d106      	bne.n	800979a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f7fa fb71 	bl	8003e7c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2202      	movs	r2, #2
 800979e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	6812      	ldr	r2, [r2, #0]
 80097ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097b0:	f023 0307 	bic.w	r3, r3, #7
 80097b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	3304      	adds	r3, #4
 80097be:	4619      	mov	r1, r3
 80097c0:	4610      	mov	r0, r2
 80097c2:	f000 f9c9 	bl	8009b58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	6a1b      	ldr	r3, [r3, #32]
 80097dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	697a      	ldr	r2, [r7, #20]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097ee:	f023 0303 	bic.w	r3, r3, #3
 80097f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	689a      	ldr	r2, [r3, #8]
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	021b      	lsls	r3, r3, #8
 80097fe:	4313      	orrs	r3, r2
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	4313      	orrs	r3, r2
 8009804:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800980c:	f023 030c 	bic.w	r3, r3, #12
 8009810:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800981c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	68da      	ldr	r2, [r3, #12]
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	69db      	ldr	r3, [r3, #28]
 8009826:	021b      	lsls	r3, r3, #8
 8009828:	4313      	orrs	r3, r2
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	4313      	orrs	r3, r2
 800982e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	011a      	lsls	r2, r3, #4
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	6a1b      	ldr	r3, [r3, #32]
 800983a:	031b      	lsls	r3, r3, #12
 800983c:	4313      	orrs	r3, r2
 800983e:	693a      	ldr	r2, [r7, #16]
 8009840:	4313      	orrs	r3, r2
 8009842:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800984a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009852:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	695b      	ldr	r3, [r3, #20]
 800985c:	011b      	lsls	r3, r3, #4
 800985e:	4313      	orrs	r3, r2
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	4313      	orrs	r3, r2
 8009864:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	697a      	ldr	r2, [r7, #20]
 800986c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2201      	movs	r2, #1
 8009892:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2201      	movs	r2, #1
 800989a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2201      	movs	r2, #1
 80098a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2201      	movs	r2, #1
 80098aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80098d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80098e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d110      	bne.n	800990a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d102      	bne.n	80098f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80098ee:	7b7b      	ldrb	r3, [r7, #13]
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d001      	beq.n	80098f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	e069      	b.n	80099cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2202      	movs	r2, #2
 80098fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2202      	movs	r2, #2
 8009904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009908:	e031      	b.n	800996e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	2b04      	cmp	r3, #4
 800990e:	d110      	bne.n	8009932 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009910:	7bbb      	ldrb	r3, [r7, #14]
 8009912:	2b01      	cmp	r3, #1
 8009914:	d102      	bne.n	800991c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009916:	7b3b      	ldrb	r3, [r7, #12]
 8009918:	2b01      	cmp	r3, #1
 800991a:	d001      	beq.n	8009920 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e055      	b.n	80099cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2202      	movs	r2, #2
 8009924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2202      	movs	r2, #2
 800992c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009930:	e01d      	b.n	800996e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009932:	7bfb      	ldrb	r3, [r7, #15]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d108      	bne.n	800994a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009938:	7bbb      	ldrb	r3, [r7, #14]
 800993a:	2b01      	cmp	r3, #1
 800993c:	d105      	bne.n	800994a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800993e:	7b7b      	ldrb	r3, [r7, #13]
 8009940:	2b01      	cmp	r3, #1
 8009942:	d102      	bne.n	800994a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009944:	7b3b      	ldrb	r3, [r7, #12]
 8009946:	2b01      	cmp	r3, #1
 8009948:	d001      	beq.n	800994e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e03e      	b.n	80099cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2202      	movs	r2, #2
 8009952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2202      	movs	r2, #2
 800995a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2202      	movs	r2, #2
 8009962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2202      	movs	r2, #2
 800996a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d003      	beq.n	800997c <HAL_TIM_Encoder_Start+0xc4>
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	2b04      	cmp	r3, #4
 8009978:	d008      	beq.n	800998c <HAL_TIM_Encoder_Start+0xd4>
 800997a:	e00f      	b.n	800999c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2201      	movs	r2, #1
 8009982:	2100      	movs	r1, #0
 8009984:	4618      	mov	r0, r3
 8009986:	f000 fb43 	bl	800a010 <TIM_CCxChannelCmd>
      break;
 800998a:	e016      	b.n	80099ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2201      	movs	r2, #1
 8009992:	2104      	movs	r1, #4
 8009994:	4618      	mov	r0, r3
 8009996:	f000 fb3b 	bl	800a010 <TIM_CCxChannelCmd>
      break;
 800999a:	e00e      	b.n	80099ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2201      	movs	r2, #1
 80099a2:	2100      	movs	r1, #0
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fb33 	bl	800a010 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2201      	movs	r2, #1
 80099b0:	2104      	movs	r1, #4
 80099b2:	4618      	mov	r0, r3
 80099b4:	f000 fb2c 	bl	800a010 <TIM_CCxChannelCmd>
      break;
 80099b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f042 0201 	orr.w	r2, r2, #1
 80099c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b086      	sub	sp, #24
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099e0:	2300      	movs	r3, #0
 80099e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099ea:	2b01      	cmp	r3, #1
 80099ec:	d101      	bne.n	80099f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80099ee:	2302      	movs	r3, #2
 80099f0:	e0ae      	b.n	8009b50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2201      	movs	r2, #1
 80099f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2b0c      	cmp	r3, #12
 80099fe:	f200 809f 	bhi.w	8009b40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009a02:	a201      	add	r2, pc, #4	@ (adr r2, 8009a08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a08:	08009a3d 	.word	0x08009a3d
 8009a0c:	08009b41 	.word	0x08009b41
 8009a10:	08009b41 	.word	0x08009b41
 8009a14:	08009b41 	.word	0x08009b41
 8009a18:	08009a7d 	.word	0x08009a7d
 8009a1c:	08009b41 	.word	0x08009b41
 8009a20:	08009b41 	.word	0x08009b41
 8009a24:	08009b41 	.word	0x08009b41
 8009a28:	08009abf 	.word	0x08009abf
 8009a2c:	08009b41 	.word	0x08009b41
 8009a30:	08009b41 	.word	0x08009b41
 8009a34:	08009b41 	.word	0x08009b41
 8009a38:	08009aff 	.word	0x08009aff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68b9      	ldr	r1, [r7, #8]
 8009a42:	4618      	mov	r0, r3
 8009a44:	f000 f934 	bl	8009cb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	699a      	ldr	r2, [r3, #24]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f042 0208 	orr.w	r2, r2, #8
 8009a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	699a      	ldr	r2, [r3, #24]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f022 0204 	bic.w	r2, r2, #4
 8009a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	6999      	ldr	r1, [r3, #24]
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	691a      	ldr	r2, [r3, #16]
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	430a      	orrs	r2, r1
 8009a78:	619a      	str	r2, [r3, #24]
      break;
 8009a7a:	e064      	b.n	8009b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68b9      	ldr	r1, [r7, #8]
 8009a82:	4618      	mov	r0, r3
 8009a84:	f000 f984 	bl	8009d90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	699a      	ldr	r2, [r3, #24]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	699a      	ldr	r2, [r3, #24]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6999      	ldr	r1, [r3, #24]
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	691b      	ldr	r3, [r3, #16]
 8009ab2:	021a      	lsls	r2, r3, #8
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	430a      	orrs	r2, r1
 8009aba:	619a      	str	r2, [r3, #24]
      break;
 8009abc:	e043      	b.n	8009b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68b9      	ldr	r1, [r7, #8]
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f000 f9d9 	bl	8009e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	69da      	ldr	r2, [r3, #28]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f042 0208 	orr.w	r2, r2, #8
 8009ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	69da      	ldr	r2, [r3, #28]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f022 0204 	bic.w	r2, r2, #4
 8009ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69d9      	ldr	r1, [r3, #28]
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	691a      	ldr	r2, [r3, #16]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	430a      	orrs	r2, r1
 8009afa:	61da      	str	r2, [r3, #28]
      break;
 8009afc:	e023      	b.n	8009b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68b9      	ldr	r1, [r7, #8]
 8009b04:	4618      	mov	r0, r3
 8009b06:	f000 fa2d 	bl	8009f64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	69da      	ldr	r2, [r3, #28]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	69da      	ldr	r2, [r3, #28]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	69d9      	ldr	r1, [r3, #28]
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	021a      	lsls	r2, r3, #8
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	430a      	orrs	r2, r1
 8009b3c:	61da      	str	r2, [r3, #28]
      break;
 8009b3e:	e002      	b.n	8009b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	75fb      	strb	r3, [r7, #23]
      break;
 8009b44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a46      	ldr	r2, [pc, #280]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d013      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b76:	d00f      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a43      	ldr	r2, [pc, #268]	@ (8009c88 <TIM_Base_SetConfig+0x130>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00b      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a42      	ldr	r2, [pc, #264]	@ (8009c8c <TIM_Base_SetConfig+0x134>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d007      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a41      	ldr	r2, [pc, #260]	@ (8009c90 <TIM_Base_SetConfig+0x138>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d003      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a40      	ldr	r2, [pc, #256]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d108      	bne.n	8009baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	4a35      	ldr	r2, [pc, #212]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d02b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bb8:	d027      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a32      	ldr	r2, [pc, #200]	@ (8009c88 <TIM_Base_SetConfig+0x130>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d023      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a31      	ldr	r2, [pc, #196]	@ (8009c8c <TIM_Base_SetConfig+0x134>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d01f      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a30      	ldr	r2, [pc, #192]	@ (8009c90 <TIM_Base_SetConfig+0x138>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d01b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a2f      	ldr	r2, [pc, #188]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d017      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8009c98 <TIM_Base_SetConfig+0x140>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d013      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a2d      	ldr	r2, [pc, #180]	@ (8009c9c <TIM_Base_SetConfig+0x144>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d00f      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a2c      	ldr	r2, [pc, #176]	@ (8009ca0 <TIM_Base_SetConfig+0x148>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a2b      	ldr	r2, [pc, #172]	@ (8009ca4 <TIM_Base_SetConfig+0x14c>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d007      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a2a      	ldr	r2, [pc, #168]	@ (8009ca8 <TIM_Base_SetConfig+0x150>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d003      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a29      	ldr	r2, [pc, #164]	@ (8009cac <TIM_Base_SetConfig+0x154>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d108      	bne.n	8009c1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	695b      	ldr	r3, [r3, #20]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	689a      	ldr	r2, [r3, #8]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a10      	ldr	r2, [pc, #64]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d003      	beq.n	8009c50 <TIM_Base_SetConfig+0xf8>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a12      	ldr	r2, [pc, #72]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d103      	bne.n	8009c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	691a      	ldr	r2, [r3, #16]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	691b      	ldr	r3, [r3, #16]
 8009c62:	f003 0301 	and.w	r3, r3, #1
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d105      	bne.n	8009c76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	f023 0201 	bic.w	r2, r3, #1
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	611a      	str	r2, [r3, #16]
  }
}
 8009c76:	bf00      	nop
 8009c78:	3714      	adds	r7, #20
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	40010000 	.word	0x40010000
 8009c88:	40000400 	.word	0x40000400
 8009c8c:	40000800 	.word	0x40000800
 8009c90:	40000c00 	.word	0x40000c00
 8009c94:	40010400 	.word	0x40010400
 8009c98:	40014000 	.word	0x40014000
 8009c9c:	40014400 	.word	0x40014400
 8009ca0:	40014800 	.word	0x40014800
 8009ca4:	40001800 	.word	0x40001800
 8009ca8:	40001c00 	.word	0x40001c00
 8009cac:	40002000 	.word	0x40002000

08009cb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a1b      	ldr	r3, [r3, #32]
 8009cbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a1b      	ldr	r3, [r3, #32]
 8009cc4:	f023 0201 	bic.w	r2, r3, #1
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f023 0303 	bic.w	r3, r3, #3
 8009ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	f023 0302 	bic.w	r3, r3, #2
 8009cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	697a      	ldr	r2, [r7, #20]
 8009d00:	4313      	orrs	r3, r2
 8009d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a20      	ldr	r2, [pc, #128]	@ (8009d88 <TIM_OC1_SetConfig+0xd8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d003      	beq.n	8009d14 <TIM_OC1_SetConfig+0x64>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8009d8c <TIM_OC1_SetConfig+0xdc>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d10c      	bne.n	8009d2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	f023 0308 	bic.w	r3, r3, #8
 8009d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	697a      	ldr	r2, [r7, #20]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f023 0304 	bic.w	r3, r3, #4
 8009d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a15      	ldr	r2, [pc, #84]	@ (8009d88 <TIM_OC1_SetConfig+0xd8>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d003      	beq.n	8009d3e <TIM_OC1_SetConfig+0x8e>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a14      	ldr	r2, [pc, #80]	@ (8009d8c <TIM_OC1_SetConfig+0xdc>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d111      	bne.n	8009d62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	693a      	ldr	r2, [r7, #16]
 8009d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	697a      	ldr	r2, [r7, #20]
 8009d7a:	621a      	str	r2, [r3, #32]
}
 8009d7c:	bf00      	nop
 8009d7e:	371c      	adds	r7, #28
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr
 8009d88:	40010000 	.word	0x40010000
 8009d8c:	40010400 	.word	0x40010400

08009d90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b087      	sub	sp, #28
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a1b      	ldr	r3, [r3, #32]
 8009da4:	f023 0210 	bic.w	r2, r3, #16
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	699b      	ldr	r3, [r3, #24]
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	021b      	lsls	r3, r3, #8
 8009dce:	68fa      	ldr	r2, [r7, #12]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	f023 0320 	bic.w	r3, r3, #32
 8009dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	011b      	lsls	r3, r3, #4
 8009de2:	697a      	ldr	r2, [r7, #20]
 8009de4:	4313      	orrs	r3, r2
 8009de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a22      	ldr	r2, [pc, #136]	@ (8009e74 <TIM_OC2_SetConfig+0xe4>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d003      	beq.n	8009df8 <TIM_OC2_SetConfig+0x68>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a21      	ldr	r2, [pc, #132]	@ (8009e78 <TIM_OC2_SetConfig+0xe8>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d10d      	bne.n	8009e14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	011b      	lsls	r3, r3, #4
 8009e06:	697a      	ldr	r2, [r7, #20]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a17      	ldr	r2, [pc, #92]	@ (8009e74 <TIM_OC2_SetConfig+0xe4>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d003      	beq.n	8009e24 <TIM_OC2_SetConfig+0x94>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a16      	ldr	r2, [pc, #88]	@ (8009e78 <TIM_OC2_SetConfig+0xe8>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d113      	bne.n	8009e4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	695b      	ldr	r3, [r3, #20]
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	693a      	ldr	r2, [r7, #16]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	693a      	ldr	r2, [r7, #16]
 8009e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	685a      	ldr	r2, [r3, #4]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	621a      	str	r2, [r3, #32]
}
 8009e66:	bf00      	nop
 8009e68:	371c      	adds	r7, #28
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	40010000 	.word	0x40010000
 8009e78:	40010400 	.word	0x40010400

08009e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b087      	sub	sp, #28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a1b      	ldr	r3, [r3, #32]
 8009e90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68fa      	ldr	r2, [r7, #12]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	021b      	lsls	r3, r3, #8
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a21      	ldr	r2, [pc, #132]	@ (8009f5c <TIM_OC3_SetConfig+0xe0>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d003      	beq.n	8009ee2 <TIM_OC3_SetConfig+0x66>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a20      	ldr	r2, [pc, #128]	@ (8009f60 <TIM_OC3_SetConfig+0xe4>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d10d      	bne.n	8009efe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	021b      	lsls	r3, r3, #8
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a16      	ldr	r2, [pc, #88]	@ (8009f5c <TIM_OC3_SetConfig+0xe0>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d003      	beq.n	8009f0e <TIM_OC3_SetConfig+0x92>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a15      	ldr	r2, [pc, #84]	@ (8009f60 <TIM_OC3_SetConfig+0xe4>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d113      	bne.n	8009f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	695b      	ldr	r3, [r3, #20]
 8009f22:	011b      	lsls	r3, r3, #4
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	699b      	ldr	r3, [r3, #24]
 8009f2e:	011b      	lsls	r3, r3, #4
 8009f30:	693a      	ldr	r2, [r7, #16]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68fa      	ldr	r2, [r7, #12]
 8009f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	685a      	ldr	r2, [r3, #4]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	697a      	ldr	r2, [r7, #20]
 8009f4e:	621a      	str	r2, [r3, #32]
}
 8009f50:	bf00      	nop
 8009f52:	371c      	adds	r7, #28
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr
 8009f5c:	40010000 	.word	0x40010000
 8009f60:	40010400 	.word	0x40010400

08009f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a1b      	ldr	r3, [r3, #32]
 8009f78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	69db      	ldr	r3, [r3, #28]
 8009f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	021b      	lsls	r3, r3, #8
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	031b      	lsls	r3, r3, #12
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a12      	ldr	r2, [pc, #72]	@ (800a008 <TIM_OC4_SetConfig+0xa4>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d003      	beq.n	8009fcc <TIM_OC4_SetConfig+0x68>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a11      	ldr	r2, [pc, #68]	@ (800a00c <TIM_OC4_SetConfig+0xa8>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d109      	bne.n	8009fe0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	019b      	lsls	r3, r3, #6
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	693a      	ldr	r2, [r7, #16]
 8009ff8:	621a      	str	r2, [r3, #32]
}
 8009ffa:	bf00      	nop
 8009ffc:	371c      	adds	r7, #28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	40010000 	.word	0x40010000
 800a00c:	40010400 	.word	0x40010400

0800a010 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a010:	b480      	push	{r7}
 800a012:	b087      	sub	sp, #28
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	f003 031f 	and.w	r3, r3, #31
 800a022:	2201      	movs	r2, #1
 800a024:	fa02 f303 	lsl.w	r3, r2, r3
 800a028:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	6a1a      	ldr	r2, [r3, #32]
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	43db      	mvns	r3, r3
 800a032:	401a      	ands	r2, r3
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6a1a      	ldr	r2, [r3, #32]
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	f003 031f 	and.w	r3, r3, #31
 800a042:	6879      	ldr	r1, [r7, #4]
 800a044:	fa01 f303 	lsl.w	r3, r1, r3
 800a048:	431a      	orrs	r2, r3
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	621a      	str	r2, [r3, #32]
}
 800a04e:	bf00      	nop
 800a050:	371c      	adds	r7, #28
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
	...

0800a05c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b085      	sub	sp, #20
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d101      	bne.n	800a074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a070:	2302      	movs	r3, #2
 800a072:	e05a      	b.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2201      	movs	r2, #1
 800a078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2202      	movs	r2, #2
 800a080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a09a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	68fa      	ldr	r2, [r7, #12]
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a21      	ldr	r2, [pc, #132]	@ (800a138 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d022      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0c0:	d01d      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a1d      	ldr	r2, [pc, #116]	@ (800a13c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d018      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a1b      	ldr	r2, [pc, #108]	@ (800a140 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d013      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a1a      	ldr	r2, [pc, #104]	@ (800a144 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d00e      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a18      	ldr	r2, [pc, #96]	@ (800a148 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d009      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a17      	ldr	r2, [pc, #92]	@ (800a14c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d004      	beq.n	800a0fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a15      	ldr	r2, [pc, #84]	@ (800a150 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d10c      	bne.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a104:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	68ba      	ldr	r2, [r7, #8]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2201      	movs	r2, #1
 800a11c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3714      	adds	r7, #20
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr
 800a136:	bf00      	nop
 800a138:	40010000 	.word	0x40010000
 800a13c:	40000400 	.word	0x40000400
 800a140:	40000800 	.word	0x40000800
 800a144:	40000c00 	.word	0x40000c00
 800a148:	40010400 	.word	0x40010400
 800a14c:	40014000 	.word	0x40014000
 800a150:	40001800 	.word	0x40001800

0800a154 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b082      	sub	sp, #8
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d101      	bne.n	800a166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e042      	b.n	800a1ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d106      	bne.n	800a180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7f9 ff74 	bl	8004068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2224      	movs	r2, #36	@ 0x24
 800a184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68da      	ldr	r2, [r3, #12]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a196:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fc85 	bl	800aaa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	691a      	ldr	r2, [r3, #16]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a1ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	695a      	ldr	r2, [r3, #20]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a1bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68da      	ldr	r2, [r3, #12]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2220      	movs	r2, #32
 800a1d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2220      	movs	r2, #32
 800a1e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b0ba      	sub	sp, #232	@ 0xe8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	695b      	ldr	r3, [r3, #20]
 800a216:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a21a:	2300      	movs	r3, #0
 800a21c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a220:	2300      	movs	r3, #0
 800a222:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a22a:	f003 030f 	and.w	r3, r3, #15
 800a22e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a232:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10f      	bne.n	800a25a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a23a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a23e:	f003 0320 	and.w	r3, r3, #32
 800a242:	2b00      	cmp	r3, #0
 800a244:	d009      	beq.n	800a25a <HAL_UART_IRQHandler+0x66>
 800a246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a24a:	f003 0320 	and.w	r3, r3, #32
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d003      	beq.n	800a25a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f000 fb69 	bl	800a92a <UART_Receive_IT>
      return;
 800a258:	e25b      	b.n	800a712 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a25a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f000 80de 	beq.w	800a420 <HAL_UART_IRQHandler+0x22c>
 800a264:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a268:	f003 0301 	and.w	r3, r3, #1
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d106      	bne.n	800a27e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a274:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a278:	2b00      	cmp	r3, #0
 800a27a:	f000 80d1 	beq.w	800a420 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a27e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	2b00      	cmp	r3, #0
 800a288:	d00b      	beq.n	800a2a2 <HAL_UART_IRQHandler+0xae>
 800a28a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a28e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a292:	2b00      	cmp	r3, #0
 800a294:	d005      	beq.n	800a2a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a29a:	f043 0201 	orr.w	r2, r3, #1
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2a6:	f003 0304 	and.w	r3, r3, #4
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d00b      	beq.n	800a2c6 <HAL_UART_IRQHandler+0xd2>
 800a2ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2b2:	f003 0301 	and.w	r3, r3, #1
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d005      	beq.n	800a2c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2be:	f043 0202 	orr.w	r2, r3, #2
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2ca:	f003 0302 	and.w	r3, r3, #2
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00b      	beq.n	800a2ea <HAL_UART_IRQHandler+0xf6>
 800a2d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2d6:	f003 0301 	and.w	r3, r3, #1
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d005      	beq.n	800a2ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2e2:	f043 0204 	orr.w	r2, r3, #4
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a2ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2ee:	f003 0308 	and.w	r3, r3, #8
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d011      	beq.n	800a31a <HAL_UART_IRQHandler+0x126>
 800a2f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2fa:	f003 0320 	and.w	r3, r3, #32
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d105      	bne.n	800a30e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a302:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d005      	beq.n	800a31a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a312:	f043 0208 	orr.w	r2, r3, #8
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 81f2 	beq.w	800a708 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a328:	f003 0320 	and.w	r3, r3, #32
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d008      	beq.n	800a342 <HAL_UART_IRQHandler+0x14e>
 800a330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a334:	f003 0320 	and.w	r3, r3, #32
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d002      	beq.n	800a342 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 faf4 	bl	800a92a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	695b      	ldr	r3, [r3, #20]
 800a348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a34c:	2b40      	cmp	r3, #64	@ 0x40
 800a34e:	bf0c      	ite	eq
 800a350:	2301      	moveq	r3, #1
 800a352:	2300      	movne	r3, #0
 800a354:	b2db      	uxtb	r3, r3
 800a356:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a35e:	f003 0308 	and.w	r3, r3, #8
 800a362:	2b00      	cmp	r3, #0
 800a364:	d103      	bne.n	800a36e <HAL_UART_IRQHandler+0x17a>
 800a366:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d04f      	beq.n	800a40e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f9fc 	bl	800a76c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	695b      	ldr	r3, [r3, #20]
 800a37a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a37e:	2b40      	cmp	r3, #64	@ 0x40
 800a380:	d141      	bne.n	800a406 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	3314      	adds	r3, #20
 800a388:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a390:	e853 3f00 	ldrex	r3, [r3]
 800a394:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a398:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a39c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3314      	adds	r3, #20
 800a3aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a3ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a3b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a3ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a3be:	e841 2300 	strex	r3, r2, [r1]
 800a3c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a3c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d1d9      	bne.n	800a382 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d013      	beq.n	800a3fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3da:	4a7e      	ldr	r2, [pc, #504]	@ (800a5d4 <HAL_UART_IRQHandler+0x3e0>)
 800a3dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7fc f87c 	bl	80064e0 <HAL_DMA_Abort_IT>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d016      	beq.n	800a41c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3fc:	e00e      	b.n	800a41c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f99e 	bl	800a740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a404:	e00a      	b.n	800a41c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 f99a 	bl	800a740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a40c:	e006      	b.n	800a41c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 f996 	bl	800a740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a41a:	e175      	b.n	800a708 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a41c:	bf00      	nop
    return;
 800a41e:	e173      	b.n	800a708 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a424:	2b01      	cmp	r3, #1
 800a426:	f040 814f 	bne.w	800a6c8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a42a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a42e:	f003 0310 	and.w	r3, r3, #16
 800a432:	2b00      	cmp	r3, #0
 800a434:	f000 8148 	beq.w	800a6c8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a43c:	f003 0310 	and.w	r3, r3, #16
 800a440:	2b00      	cmp	r3, #0
 800a442:	f000 8141 	beq.w	800a6c8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a446:	2300      	movs	r3, #0
 800a448:	60bb      	str	r3, [r7, #8]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	60bb      	str	r3, [r7, #8]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	60bb      	str	r3, [r7, #8]
 800a45a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a466:	2b40      	cmp	r3, #64	@ 0x40
 800a468:	f040 80b6 	bne.w	800a5d8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a478:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	f000 8145 	beq.w	800a70c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a486:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a48a:	429a      	cmp	r2, r3
 800a48c:	f080 813e 	bcs.w	800a70c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a496:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4a2:	f000 8088 	beq.w	800a5b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	330c      	adds	r3, #12
 800a4ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a4b4:	e853 3f00 	ldrex	r3, [r3]
 800a4b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a4bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a4c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	330c      	adds	r3, #12
 800a4ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a4d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a4d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a4de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a4e2:	e841 2300 	strex	r3, r2, [r1]
 800a4e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a4ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d1d9      	bne.n	800a4a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	3314      	adds	r3, #20
 800a4f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4fc:	e853 3f00 	ldrex	r3, [r3]
 800a500:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a502:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a504:	f023 0301 	bic.w	r3, r3, #1
 800a508:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	3314      	adds	r3, #20
 800a512:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a516:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a51a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a51e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a522:	e841 2300 	strex	r3, r2, [r1]
 800a526:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a528:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d1e1      	bne.n	800a4f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	3314      	adds	r3, #20
 800a534:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a536:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a538:	e853 3f00 	ldrex	r3, [r3]
 800a53c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a53e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a540:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a544:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3314      	adds	r3, #20
 800a54e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a552:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a554:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a556:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a558:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a55a:	e841 2300 	strex	r3, r2, [r1]
 800a55e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a562:	2b00      	cmp	r3, #0
 800a564:	d1e3      	bne.n	800a52e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2220      	movs	r2, #32
 800a56a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	330c      	adds	r3, #12
 800a57a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a57e:	e853 3f00 	ldrex	r3, [r3]
 800a582:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a586:	f023 0310 	bic.w	r3, r3, #16
 800a58a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	330c      	adds	r3, #12
 800a594:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a598:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a59a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a59e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a5a0:	e841 2300 	strex	r3, r2, [r1]
 800a5a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1e3      	bne.n	800a574 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f7fb ff25 	bl	8006400 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2202      	movs	r2, #2
 800a5ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	1ad3      	subs	r3, r2, r3
 800a5c8:	b29b      	uxth	r3, r3
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 f8c1 	bl	800a754 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5d2:	e09b      	b.n	800a70c <HAL_UART_IRQHandler+0x518>
 800a5d4:	0800a833 	.word	0x0800a833
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	1ad3      	subs	r3, r2, r3
 800a5e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a5ec:	b29b      	uxth	r3, r3
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f000 808e 	beq.w	800a710 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a5f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	f000 8089 	beq.w	800a710 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	330c      	adds	r3, #12
 800a604:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a608:	e853 3f00 	ldrex	r3, [r3]
 800a60c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a60e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a610:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a614:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	330c      	adds	r3, #12
 800a61e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a622:	647a      	str	r2, [r7, #68]	@ 0x44
 800a624:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a626:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a628:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a62a:	e841 2300 	strex	r3, r2, [r1]
 800a62e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a632:	2b00      	cmp	r3, #0
 800a634:	d1e3      	bne.n	800a5fe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	3314      	adds	r3, #20
 800a63c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a640:	e853 3f00 	ldrex	r3, [r3]
 800a644:	623b      	str	r3, [r7, #32]
   return(result);
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	f023 0301 	bic.w	r3, r3, #1
 800a64c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	3314      	adds	r3, #20
 800a656:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a65a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a65c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a662:	e841 2300 	strex	r3, r2, [r1]
 800a666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1e3      	bne.n	800a636 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2220      	movs	r2, #32
 800a672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	330c      	adds	r3, #12
 800a682:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	e853 3f00 	ldrex	r3, [r3]
 800a68a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f023 0310 	bic.w	r3, r3, #16
 800a692:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	330c      	adds	r3, #12
 800a69c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a6a0:	61fa      	str	r2, [r7, #28]
 800a6a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a4:	69b9      	ldr	r1, [r7, #24]
 800a6a6:	69fa      	ldr	r2, [r7, #28]
 800a6a8:	e841 2300 	strex	r3, r2, [r1]
 800a6ac:	617b      	str	r3, [r7, #20]
   return(result);
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1e3      	bne.n	800a67c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2202      	movs	r2, #2
 800a6b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a6ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a6be:	4619      	mov	r1, r3
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f847 	bl	800a754 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a6c6:	e023      	b.n	800a710 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a6c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d009      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x4f4>
 800a6d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d003      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f8ba 	bl	800a85a <UART_Transmit_IT>
    return;
 800a6e6:	e014      	b.n	800a712 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a6e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d00e      	beq.n	800a712 <HAL_UART_IRQHandler+0x51e>
 800a6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d008      	beq.n	800a712 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 f8fa 	bl	800a8fa <UART_EndTransmit_IT>
    return;
 800a706:	e004      	b.n	800a712 <HAL_UART_IRQHandler+0x51e>
    return;
 800a708:	bf00      	nop
 800a70a:	e002      	b.n	800a712 <HAL_UART_IRQHandler+0x51e>
      return;
 800a70c:	bf00      	nop
 800a70e:	e000      	b.n	800a712 <HAL_UART_IRQHandler+0x51e>
      return;
 800a710:	bf00      	nop
  }
}
 800a712:	37e8      	adds	r7, #232	@ 0xe8
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a734:	bf00      	nop
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a748:	bf00      	nop
 800a74a:	370c      	adds	r7, #12
 800a74c:	46bd      	mov	sp, r7
 800a74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a752:	4770      	bx	lr

0800a754 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a754:	b480      	push	{r7}
 800a756:	b083      	sub	sp, #12
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a760:	bf00      	nop
 800a762:	370c      	adds	r7, #12
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b095      	sub	sp, #84	@ 0x54
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	330c      	adds	r3, #12
 800a77a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77e:	e853 3f00 	ldrex	r3, [r3]
 800a782:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a786:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a78a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	330c      	adds	r3, #12
 800a792:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a794:	643a      	str	r2, [r7, #64]	@ 0x40
 800a796:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a798:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a79a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a79c:	e841 2300 	strex	r3, r2, [r1]
 800a7a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a7a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1e5      	bne.n	800a774 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3314      	adds	r3, #20
 800a7ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b0:	6a3b      	ldr	r3, [r7, #32]
 800a7b2:	e853 3f00 	ldrex	r3, [r3]
 800a7b6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	f023 0301 	bic.w	r3, r3, #1
 800a7be:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	3314      	adds	r3, #20
 800a7c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7d0:	e841 2300 	strex	r3, r2, [r1]
 800a7d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1e5      	bne.n	800a7a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d119      	bne.n	800a818 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	330c      	adds	r3, #12
 800a7ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	e853 3f00 	ldrex	r3, [r3]
 800a7f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	f023 0310 	bic.w	r3, r3, #16
 800a7fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	330c      	adds	r3, #12
 800a802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a804:	61ba      	str	r2, [r7, #24]
 800a806:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a808:	6979      	ldr	r1, [r7, #20]
 800a80a:	69ba      	ldr	r2, [r7, #24]
 800a80c:	e841 2300 	strex	r3, r2, [r1]
 800a810:	613b      	str	r3, [r7, #16]
   return(result);
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1e5      	bne.n	800a7e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2220      	movs	r2, #32
 800a81c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a826:	bf00      	nop
 800a828:	3754      	adds	r7, #84	@ 0x54
 800a82a:	46bd      	mov	sp, r7
 800a82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a830:	4770      	bx	lr

0800a832 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a832:	b580      	push	{r7, lr}
 800a834:	b084      	sub	sp, #16
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2200      	movs	r2, #0
 800a844:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a84c:	68f8      	ldr	r0, [r7, #12]
 800a84e:	f7ff ff77 	bl	800a740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a852:	bf00      	nop
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}

0800a85a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a85a:	b480      	push	{r7}
 800a85c:	b085      	sub	sp, #20
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	2b21      	cmp	r3, #33	@ 0x21
 800a86c:	d13e      	bne.n	800a8ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a876:	d114      	bne.n	800a8a2 <UART_Transmit_IT+0x48>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d110      	bne.n	800a8a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6a1b      	ldr	r3, [r3, #32]
 800a884:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	881b      	ldrh	r3, [r3, #0]
 800a88a:	461a      	mov	r2, r3
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a894:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6a1b      	ldr	r3, [r3, #32]
 800a89a:	1c9a      	adds	r2, r3, #2
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	621a      	str	r2, [r3, #32]
 800a8a0:	e008      	b.n	800a8b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a1b      	ldr	r3, [r3, #32]
 800a8a6:	1c59      	adds	r1, r3, #1
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	6211      	str	r1, [r2, #32]
 800a8ac:	781a      	ldrb	r2, [r3, #0]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a8b8:	b29b      	uxth	r3, r3
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10f      	bne.n	800a8e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68da      	ldr	r2, [r3, #12]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a8d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	68da      	ldr	r2, [r3, #12]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	e000      	b.n	800a8ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a8ec:	2302      	movs	r3, #2
  }
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3714      	adds	r7, #20
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f8:	4770      	bx	lr

0800a8fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8fa:	b580      	push	{r7, lr}
 800a8fc:	b082      	sub	sp, #8
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	68da      	ldr	r2, [r3, #12]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a910:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2220      	movs	r2, #32
 800a916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f7ff fefc 	bl	800a718 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a920:	2300      	movs	r3, #0
}
 800a922:	4618      	mov	r0, r3
 800a924:	3708      	adds	r7, #8
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b08c      	sub	sp, #48	@ 0x30
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	2b22      	cmp	r3, #34	@ 0x22
 800a93c:	f040 80ae 	bne.w	800aa9c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a948:	d117      	bne.n	800a97a <UART_Receive_IT+0x50>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d113      	bne.n	800a97a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a952:	2300      	movs	r3, #0
 800a954:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a95a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	b29b      	uxth	r3, r3
 800a964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a968:	b29a      	uxth	r2, r3
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a972:	1c9a      	adds	r2, r3, #2
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	629a      	str	r2, [r3, #40]	@ 0x28
 800a978:	e026      	b.n	800a9c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a97e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a980:	2300      	movs	r3, #0
 800a982:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a98c:	d007      	beq.n	800a99e <UART_Receive_IT+0x74>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	689b      	ldr	r3, [r3, #8]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d10a      	bne.n	800a9ac <UART_Receive_IT+0x82>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	691b      	ldr	r3, [r3, #16]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d106      	bne.n	800a9ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	b2da      	uxtb	r2, r3
 800a9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a8:	701a      	strb	r2, [r3, #0]
 800a9aa:	e008      	b.n	800a9be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9c2:	1c5a      	adds	r2, r3, #1
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	3b01      	subs	r3, #1
 800a9d0:	b29b      	uxth	r3, r3
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d15d      	bne.n	800aa98 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68da      	ldr	r2, [r3, #12]
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f022 0220 	bic.w	r2, r2, #32
 800a9ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	68da      	ldr	r2, [r3, #12]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	695a      	ldr	r2, [r3, #20]
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f022 0201 	bic.w	r2, r2, #1
 800aa0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2220      	movs	r2, #32
 800aa10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d135      	bne.n	800aa8e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	330c      	adds	r3, #12
 800aa2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	e853 3f00 	ldrex	r3, [r3]
 800aa36:	613b      	str	r3, [r7, #16]
   return(result);
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	f023 0310 	bic.w	r3, r3, #16
 800aa3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	330c      	adds	r3, #12
 800aa46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa48:	623a      	str	r2, [r7, #32]
 800aa4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa4c:	69f9      	ldr	r1, [r7, #28]
 800aa4e:	6a3a      	ldr	r2, [r7, #32]
 800aa50:	e841 2300 	strex	r3, r2, [r1]
 800aa54:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa56:	69bb      	ldr	r3, [r7, #24]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d1e5      	bne.n	800aa28 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 0310 	and.w	r3, r3, #16
 800aa66:	2b10      	cmp	r3, #16
 800aa68:	d10a      	bne.n	800aa80 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	60fb      	str	r3, [r7, #12]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	60fb      	str	r3, [r7, #12]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	60fb      	str	r3, [r7, #12]
 800aa7e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aa84:	4619      	mov	r1, r3
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7ff fe64 	bl	800a754 <HAL_UARTEx_RxEventCallback>
 800aa8c:	e002      	b.n	800aa94 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f7ff fe4c 	bl	800a72c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800aa94:	2300      	movs	r3, #0
 800aa96:	e002      	b.n	800aa9e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e000      	b.n	800aa9e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800aa9c:	2302      	movs	r3, #2
  }
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3730      	adds	r7, #48	@ 0x30
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
	...

0800aaa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aaa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aaac:	b0c0      	sub	sp, #256	@ 0x100
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	691b      	ldr	r3, [r3, #16]
 800aabc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800aac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aac4:	68d9      	ldr	r1, [r3, #12]
 800aac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	ea40 0301 	orr.w	r3, r0, r1
 800aad0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aad6:	689a      	ldr	r2, [r3, #8]
 800aad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aadc:	691b      	ldr	r3, [r3, #16]
 800aade:	431a      	orrs	r2, r3
 800aae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aae4:	695b      	ldr	r3, [r3, #20]
 800aae6:	431a      	orrs	r2, r3
 800aae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaec:	69db      	ldr	r3, [r3, #28]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aaf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800ab00:	f021 010c 	bic.w	r1, r1, #12
 800ab04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ab0e:	430b      	orrs	r3, r1
 800ab10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ab12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	695b      	ldr	r3, [r3, #20]
 800ab1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ab1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab22:	6999      	ldr	r1, [r3, #24]
 800ab24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	ea40 0301 	orr.w	r3, r0, r1
 800ab2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ab30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	4b8f      	ldr	r3, [pc, #572]	@ (800ad74 <UART_SetConfig+0x2cc>)
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d005      	beq.n	800ab48 <UART_SetConfig+0xa0>
 800ab3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	4b8d      	ldr	r3, [pc, #564]	@ (800ad78 <UART_SetConfig+0x2d0>)
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d104      	bne.n	800ab52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab48:	f7fe f816 	bl	8008b78 <HAL_RCC_GetPCLK2Freq>
 800ab4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800ab50:	e003      	b.n	800ab5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab52:	f7fd fffd 	bl	8008b50 <HAL_RCC_GetPCLK1Freq>
 800ab56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab5e:	69db      	ldr	r3, [r3, #28]
 800ab60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab64:	f040 810c 	bne.w	800ad80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ab72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800ab76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800ab7a:	4622      	mov	r2, r4
 800ab7c:	462b      	mov	r3, r5
 800ab7e:	1891      	adds	r1, r2, r2
 800ab80:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ab82:	415b      	adcs	r3, r3
 800ab84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ab8a:	4621      	mov	r1, r4
 800ab8c:	eb12 0801 	adds.w	r8, r2, r1
 800ab90:	4629      	mov	r1, r5
 800ab92:	eb43 0901 	adc.w	r9, r3, r1
 800ab96:	f04f 0200 	mov.w	r2, #0
 800ab9a:	f04f 0300 	mov.w	r3, #0
 800ab9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800aba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800aba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800abaa:	4690      	mov	r8, r2
 800abac:	4699      	mov	r9, r3
 800abae:	4623      	mov	r3, r4
 800abb0:	eb18 0303 	adds.w	r3, r8, r3
 800abb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800abb8:	462b      	mov	r3, r5
 800abba:	eb49 0303 	adc.w	r3, r9, r3
 800abbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800abc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800abce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800abd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800abd6:	460b      	mov	r3, r1
 800abd8:	18db      	adds	r3, r3, r3
 800abda:	653b      	str	r3, [r7, #80]	@ 0x50
 800abdc:	4613      	mov	r3, r2
 800abde:	eb42 0303 	adc.w	r3, r2, r3
 800abe2:	657b      	str	r3, [r7, #84]	@ 0x54
 800abe4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800abe8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800abec:	f7f6 f86c 	bl	8000cc8 <__aeabi_uldivmod>
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	4b61      	ldr	r3, [pc, #388]	@ (800ad7c <UART_SetConfig+0x2d4>)
 800abf6:	fba3 2302 	umull	r2, r3, r3, r2
 800abfa:	095b      	lsrs	r3, r3, #5
 800abfc:	011c      	lsls	r4, r3, #4
 800abfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac02:	2200      	movs	r2, #0
 800ac04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ac08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ac0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ac10:	4642      	mov	r2, r8
 800ac12:	464b      	mov	r3, r9
 800ac14:	1891      	adds	r1, r2, r2
 800ac16:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ac18:	415b      	adcs	r3, r3
 800ac1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ac20:	4641      	mov	r1, r8
 800ac22:	eb12 0a01 	adds.w	sl, r2, r1
 800ac26:	4649      	mov	r1, r9
 800ac28:	eb43 0b01 	adc.w	fp, r3, r1
 800ac2c:	f04f 0200 	mov.w	r2, #0
 800ac30:	f04f 0300 	mov.w	r3, #0
 800ac34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ac38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ac3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac40:	4692      	mov	sl, r2
 800ac42:	469b      	mov	fp, r3
 800ac44:	4643      	mov	r3, r8
 800ac46:	eb1a 0303 	adds.w	r3, sl, r3
 800ac4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ac4e:	464b      	mov	r3, r9
 800ac50:	eb4b 0303 	adc.w	r3, fp, r3
 800ac54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ac58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ac64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ac68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	18db      	adds	r3, r3, r3
 800ac70:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac72:	4613      	mov	r3, r2
 800ac74:	eb42 0303 	adc.w	r3, r2, r3
 800ac78:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ac7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ac82:	f7f6 f821 	bl	8000cc8 <__aeabi_uldivmod>
 800ac86:	4602      	mov	r2, r0
 800ac88:	460b      	mov	r3, r1
 800ac8a:	4611      	mov	r1, r2
 800ac8c:	4b3b      	ldr	r3, [pc, #236]	@ (800ad7c <UART_SetConfig+0x2d4>)
 800ac8e:	fba3 2301 	umull	r2, r3, r3, r1
 800ac92:	095b      	lsrs	r3, r3, #5
 800ac94:	2264      	movs	r2, #100	@ 0x64
 800ac96:	fb02 f303 	mul.w	r3, r2, r3
 800ac9a:	1acb      	subs	r3, r1, r3
 800ac9c:	00db      	lsls	r3, r3, #3
 800ac9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800aca2:	4b36      	ldr	r3, [pc, #216]	@ (800ad7c <UART_SetConfig+0x2d4>)
 800aca4:	fba3 2302 	umull	r2, r3, r3, r2
 800aca8:	095b      	lsrs	r3, r3, #5
 800acaa:	005b      	lsls	r3, r3, #1
 800acac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800acb0:	441c      	add	r4, r3
 800acb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800acb6:	2200      	movs	r2, #0
 800acb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800acbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800acc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800acc4:	4642      	mov	r2, r8
 800acc6:	464b      	mov	r3, r9
 800acc8:	1891      	adds	r1, r2, r2
 800acca:	63b9      	str	r1, [r7, #56]	@ 0x38
 800accc:	415b      	adcs	r3, r3
 800acce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800acd4:	4641      	mov	r1, r8
 800acd6:	1851      	adds	r1, r2, r1
 800acd8:	6339      	str	r1, [r7, #48]	@ 0x30
 800acda:	4649      	mov	r1, r9
 800acdc:	414b      	adcs	r3, r1
 800acde:	637b      	str	r3, [r7, #52]	@ 0x34
 800ace0:	f04f 0200 	mov.w	r2, #0
 800ace4:	f04f 0300 	mov.w	r3, #0
 800ace8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800acec:	4659      	mov	r1, fp
 800acee:	00cb      	lsls	r3, r1, #3
 800acf0:	4651      	mov	r1, sl
 800acf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800acf6:	4651      	mov	r1, sl
 800acf8:	00ca      	lsls	r2, r1, #3
 800acfa:	4610      	mov	r0, r2
 800acfc:	4619      	mov	r1, r3
 800acfe:	4603      	mov	r3, r0
 800ad00:	4642      	mov	r2, r8
 800ad02:	189b      	adds	r3, r3, r2
 800ad04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ad08:	464b      	mov	r3, r9
 800ad0a:	460a      	mov	r2, r1
 800ad0c:	eb42 0303 	adc.w	r3, r2, r3
 800ad10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ad14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ad20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ad24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ad28:	460b      	mov	r3, r1
 800ad2a:	18db      	adds	r3, r3, r3
 800ad2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad2e:	4613      	mov	r3, r2
 800ad30:	eb42 0303 	adc.w	r3, r2, r3
 800ad34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ad3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ad3e:	f7f5 ffc3 	bl	8000cc8 <__aeabi_uldivmod>
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	4b0d      	ldr	r3, [pc, #52]	@ (800ad7c <UART_SetConfig+0x2d4>)
 800ad48:	fba3 1302 	umull	r1, r3, r3, r2
 800ad4c:	095b      	lsrs	r3, r3, #5
 800ad4e:	2164      	movs	r1, #100	@ 0x64
 800ad50:	fb01 f303 	mul.w	r3, r1, r3
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	00db      	lsls	r3, r3, #3
 800ad58:	3332      	adds	r3, #50	@ 0x32
 800ad5a:	4a08      	ldr	r2, [pc, #32]	@ (800ad7c <UART_SetConfig+0x2d4>)
 800ad5c:	fba2 2303 	umull	r2, r3, r2, r3
 800ad60:	095b      	lsrs	r3, r3, #5
 800ad62:	f003 0207 	and.w	r2, r3, #7
 800ad66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4422      	add	r2, r4
 800ad6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad70:	e106      	b.n	800af80 <UART_SetConfig+0x4d8>
 800ad72:	bf00      	nop
 800ad74:	40011000 	.word	0x40011000
 800ad78:	40011400 	.word	0x40011400
 800ad7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad84:	2200      	movs	r2, #0
 800ad86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ad8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ad8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ad92:	4642      	mov	r2, r8
 800ad94:	464b      	mov	r3, r9
 800ad96:	1891      	adds	r1, r2, r2
 800ad98:	6239      	str	r1, [r7, #32]
 800ad9a:	415b      	adcs	r3, r3
 800ad9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ada2:	4641      	mov	r1, r8
 800ada4:	1854      	adds	r4, r2, r1
 800ada6:	4649      	mov	r1, r9
 800ada8:	eb43 0501 	adc.w	r5, r3, r1
 800adac:	f04f 0200 	mov.w	r2, #0
 800adb0:	f04f 0300 	mov.w	r3, #0
 800adb4:	00eb      	lsls	r3, r5, #3
 800adb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800adba:	00e2      	lsls	r2, r4, #3
 800adbc:	4614      	mov	r4, r2
 800adbe:	461d      	mov	r5, r3
 800adc0:	4643      	mov	r3, r8
 800adc2:	18e3      	adds	r3, r4, r3
 800adc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800adc8:	464b      	mov	r3, r9
 800adca:	eb45 0303 	adc.w	r3, r5, r3
 800adce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800add2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800adde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ade2:	f04f 0200 	mov.w	r2, #0
 800ade6:	f04f 0300 	mov.w	r3, #0
 800adea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800adee:	4629      	mov	r1, r5
 800adf0:	008b      	lsls	r3, r1, #2
 800adf2:	4621      	mov	r1, r4
 800adf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800adf8:	4621      	mov	r1, r4
 800adfa:	008a      	lsls	r2, r1, #2
 800adfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ae00:	f7f5 ff62 	bl	8000cc8 <__aeabi_uldivmod>
 800ae04:	4602      	mov	r2, r0
 800ae06:	460b      	mov	r3, r1
 800ae08:	4b60      	ldr	r3, [pc, #384]	@ (800af8c <UART_SetConfig+0x4e4>)
 800ae0a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae0e:	095b      	lsrs	r3, r3, #5
 800ae10:	011c      	lsls	r4, r3, #4
 800ae12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ae16:	2200      	movs	r2, #0
 800ae18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ae20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ae24:	4642      	mov	r2, r8
 800ae26:	464b      	mov	r3, r9
 800ae28:	1891      	adds	r1, r2, r2
 800ae2a:	61b9      	str	r1, [r7, #24]
 800ae2c:	415b      	adcs	r3, r3
 800ae2e:	61fb      	str	r3, [r7, #28]
 800ae30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae34:	4641      	mov	r1, r8
 800ae36:	1851      	adds	r1, r2, r1
 800ae38:	6139      	str	r1, [r7, #16]
 800ae3a:	4649      	mov	r1, r9
 800ae3c:	414b      	adcs	r3, r1
 800ae3e:	617b      	str	r3, [r7, #20]
 800ae40:	f04f 0200 	mov.w	r2, #0
 800ae44:	f04f 0300 	mov.w	r3, #0
 800ae48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae4c:	4659      	mov	r1, fp
 800ae4e:	00cb      	lsls	r3, r1, #3
 800ae50:	4651      	mov	r1, sl
 800ae52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae56:	4651      	mov	r1, sl
 800ae58:	00ca      	lsls	r2, r1, #3
 800ae5a:	4610      	mov	r0, r2
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	4603      	mov	r3, r0
 800ae60:	4642      	mov	r2, r8
 800ae62:	189b      	adds	r3, r3, r2
 800ae64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ae68:	464b      	mov	r3, r9
 800ae6a:	460a      	mov	r2, r1
 800ae6c:	eb42 0303 	adc.w	r3, r2, r3
 800ae70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ae74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ae7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ae80:	f04f 0200 	mov.w	r2, #0
 800ae84:	f04f 0300 	mov.w	r3, #0
 800ae88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ae8c:	4649      	mov	r1, r9
 800ae8e:	008b      	lsls	r3, r1, #2
 800ae90:	4641      	mov	r1, r8
 800ae92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae96:	4641      	mov	r1, r8
 800ae98:	008a      	lsls	r2, r1, #2
 800ae9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ae9e:	f7f5 ff13 	bl	8000cc8 <__aeabi_uldivmod>
 800aea2:	4602      	mov	r2, r0
 800aea4:	460b      	mov	r3, r1
 800aea6:	4611      	mov	r1, r2
 800aea8:	4b38      	ldr	r3, [pc, #224]	@ (800af8c <UART_SetConfig+0x4e4>)
 800aeaa:	fba3 2301 	umull	r2, r3, r3, r1
 800aeae:	095b      	lsrs	r3, r3, #5
 800aeb0:	2264      	movs	r2, #100	@ 0x64
 800aeb2:	fb02 f303 	mul.w	r3, r2, r3
 800aeb6:	1acb      	subs	r3, r1, r3
 800aeb8:	011b      	lsls	r3, r3, #4
 800aeba:	3332      	adds	r3, #50	@ 0x32
 800aebc:	4a33      	ldr	r2, [pc, #204]	@ (800af8c <UART_SetConfig+0x4e4>)
 800aebe:	fba2 2303 	umull	r2, r3, r2, r3
 800aec2:	095b      	lsrs	r3, r3, #5
 800aec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aec8:	441c      	add	r4, r3
 800aeca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aece:	2200      	movs	r2, #0
 800aed0:	673b      	str	r3, [r7, #112]	@ 0x70
 800aed2:	677a      	str	r2, [r7, #116]	@ 0x74
 800aed4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800aed8:	4642      	mov	r2, r8
 800aeda:	464b      	mov	r3, r9
 800aedc:	1891      	adds	r1, r2, r2
 800aede:	60b9      	str	r1, [r7, #8]
 800aee0:	415b      	adcs	r3, r3
 800aee2:	60fb      	str	r3, [r7, #12]
 800aee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aee8:	4641      	mov	r1, r8
 800aeea:	1851      	adds	r1, r2, r1
 800aeec:	6039      	str	r1, [r7, #0]
 800aeee:	4649      	mov	r1, r9
 800aef0:	414b      	adcs	r3, r1
 800aef2:	607b      	str	r3, [r7, #4]
 800aef4:	f04f 0200 	mov.w	r2, #0
 800aef8:	f04f 0300 	mov.w	r3, #0
 800aefc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800af00:	4659      	mov	r1, fp
 800af02:	00cb      	lsls	r3, r1, #3
 800af04:	4651      	mov	r1, sl
 800af06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af0a:	4651      	mov	r1, sl
 800af0c:	00ca      	lsls	r2, r1, #3
 800af0e:	4610      	mov	r0, r2
 800af10:	4619      	mov	r1, r3
 800af12:	4603      	mov	r3, r0
 800af14:	4642      	mov	r2, r8
 800af16:	189b      	adds	r3, r3, r2
 800af18:	66bb      	str	r3, [r7, #104]	@ 0x68
 800af1a:	464b      	mov	r3, r9
 800af1c:	460a      	mov	r2, r1
 800af1e:	eb42 0303 	adc.w	r3, r2, r3
 800af22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800af24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	663b      	str	r3, [r7, #96]	@ 0x60
 800af2e:	667a      	str	r2, [r7, #100]	@ 0x64
 800af30:	f04f 0200 	mov.w	r2, #0
 800af34:	f04f 0300 	mov.w	r3, #0
 800af38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800af3c:	4649      	mov	r1, r9
 800af3e:	008b      	lsls	r3, r1, #2
 800af40:	4641      	mov	r1, r8
 800af42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af46:	4641      	mov	r1, r8
 800af48:	008a      	lsls	r2, r1, #2
 800af4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800af4e:	f7f5 febb 	bl	8000cc8 <__aeabi_uldivmod>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	4b0d      	ldr	r3, [pc, #52]	@ (800af8c <UART_SetConfig+0x4e4>)
 800af58:	fba3 1302 	umull	r1, r3, r3, r2
 800af5c:	095b      	lsrs	r3, r3, #5
 800af5e:	2164      	movs	r1, #100	@ 0x64
 800af60:	fb01 f303 	mul.w	r3, r1, r3
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	011b      	lsls	r3, r3, #4
 800af68:	3332      	adds	r3, #50	@ 0x32
 800af6a:	4a08      	ldr	r2, [pc, #32]	@ (800af8c <UART_SetConfig+0x4e4>)
 800af6c:	fba2 2303 	umull	r2, r3, r2, r3
 800af70:	095b      	lsrs	r3, r3, #5
 800af72:	f003 020f 	and.w	r2, r3, #15
 800af76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4422      	add	r2, r4
 800af7e:	609a      	str	r2, [r3, #8]
}
 800af80:	bf00      	nop
 800af82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800af86:	46bd      	mov	sp, r7
 800af88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af8c:	51eb851f 	.word	0x51eb851f

0800af90 <TCS3472_SelectSensor>:
    .yellow_min_ratio_g_to_b = 150, // G must be 1.5x greater than B
    .yellow_r_g_diff_percent = 80   // R and G must be within 20% of each other
};


void TCS3472_SelectSensor(uint8_t channel) {
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	4603      	mov	r3, r0
 800af98:	71fb      	strb	r3, [r7, #7]
    i2c_mux_select(&mux, channel);
 800af9a:	79fb      	ldrb	r3, [r7, #7]
 800af9c:	4619      	mov	r1, r3
 800af9e:	4805      	ldr	r0, [pc, #20]	@ (800afb4 <TCS3472_SelectSensor+0x24>)
 800afa0:	f7f9 fdd8 	bl	8004b54 <i2c_mux_select>
    HAL_Delay(2); // Small delay for mux to stabilize
 800afa4:	2002      	movs	r0, #2
 800afa6:	f7fa fc37 	bl	8005818 <HAL_Delay>
}
 800afaa:	bf00      	nop
 800afac:	3708      	adds	r7, #8
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	20000054 	.word	0x20000054

0800afb8 <TCS3472_GetRGBC>:
    TCS3472_Write(TCS3472_REG_CONTROL, gain);
}

/* Get RGB and Clear values */
void TCS3472_GetRGBC(uint16_t *r, uint16_t *g, uint16_t *b, uint16_t *c)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
 800afc4:	603b      	str	r3, [r7, #0]
    /* Wait for data to be valid */
    while (!(TCS3472_Read8(TCS3472_REG_STATUS) & 0x01));
 800afc6:	bf00      	nop
 800afc8:	2013      	movs	r0, #19
 800afca:	f000 f893 	bl	800b0f4 <TCS3472_Read8>
 800afce:	4603      	mov	r3, r0
 800afd0:	f003 0301 	and.w	r3, r3, #1
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d0f7      	beq.n	800afc8 <TCS3472_GetRGBC+0x10>

    /* Read all values */
    *c = TCS3472_Read16(TCS3472_REG_CDATAL);
 800afd8:	2014      	movs	r0, #20
 800afda:	f000 f8af 	bl	800b13c <TCS3472_Read16>
 800afde:	4603      	mov	r3, r0
 800afe0:	461a      	mov	r2, r3
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	801a      	strh	r2, [r3, #0]
    *r = TCS3472_Read16(TCS3472_REG_RDATAL);
 800afe6:	2016      	movs	r0, #22
 800afe8:	f000 f8a8 	bl	800b13c <TCS3472_Read16>
 800afec:	4603      	mov	r3, r0
 800afee:	461a      	mov	r2, r3
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	801a      	strh	r2, [r3, #0]
    *g = TCS3472_Read16(TCS3472_REG_GDATAL);
 800aff4:	2018      	movs	r0, #24
 800aff6:	f000 f8a1 	bl	800b13c <TCS3472_Read16>
 800affa:	4603      	mov	r3, r0
 800affc:	461a      	mov	r2, r3
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	801a      	strh	r2, [r3, #0]
    *b = TCS3472_Read16(TCS3472_REG_BDATAL);
 800b002:	201a      	movs	r0, #26
 800b004:	f000 f89a 	bl	800b13c <TCS3472_Read16>
 800b008:	4603      	mov	r3, r0
 800b00a:	461a      	mov	r2, r3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	801a      	strh	r2, [r3, #0]
}
 800b010:	bf00      	nop
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <TCS3472_DetectLineColor>:

/* Detect line color based on RGB values */
Color TCS3472_DetectLineColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c)
{
 800b018:	b490      	push	{r4, r7}
 800b01a:	b084      	sub	sp, #16
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	4604      	mov	r4, r0
 800b020:	4608      	mov	r0, r1
 800b022:	4611      	mov	r1, r2
 800b024:	461a      	mov	r2, r3
 800b026:	4623      	mov	r3, r4
 800b028:	80fb      	strh	r3, [r7, #6]
 800b02a:	4603      	mov	r3, r0
 800b02c:	80bb      	strh	r3, [r7, #4]
 800b02e:	460b      	mov	r3, r1
 800b030:	807b      	strh	r3, [r7, #2]
 800b032:	4613      	mov	r3, r2
 800b034:	803b      	strh	r3, [r7, #0]
    /* If overall brightness is very low, it's black (background) */
    if (c < color_config.black_threshold) {
 800b036:	4b2e      	ldr	r3, [pc, #184]	@ (800b0f0 <TCS3472_DetectLineColor+0xd8>)
 800b038:	881b      	ldrh	r3, [r3, #0]
 800b03a:	883a      	ldrh	r2, [r7, #0]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d201      	bcs.n	800b044 <TCS3472_DetectLineColor+0x2c>
        return BLACK;
 800b040:	2305      	movs	r3, #5
 800b042:	e04f      	b.n	800b0e4 <TCS3472_DetectLineColor+0xcc>
    }

    /* If overall brightness is high, check if it's white or green */
    if (c > color_config.white_threshold) {
 800b044:	4b2a      	ldr	r3, [pc, #168]	@ (800b0f0 <TCS3472_DetectLineColor+0xd8>)
 800b046:	885b      	ldrh	r3, [r3, #2]
 800b048:	883a      	ldrh	r2, [r7, #0]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d949      	bls.n	800b0e2 <TCS3472_DetectLineColor+0xca>
        /* Calculate green-to-red ratio (multiplied by 100 to avoid floating point) */
        uint16_t g_to_r_ratio = 0;
 800b04e:	2300      	movs	r3, #0
 800b050:	81fb      	strh	r3, [r7, #14]

        /* Avoid division by zero */
        if (r > 10) {
 800b052:	88fb      	ldrh	r3, [r7, #6]
 800b054:	2b0a      	cmp	r3, #10
 800b056:	d907      	bls.n	800b068 <TCS3472_DetectLineColor+0x50>
            g_to_r_ratio = (g * 100) / r;
 800b058:	88bb      	ldrh	r3, [r7, #4]
 800b05a:	2264      	movs	r2, #100	@ 0x64
 800b05c:	fb03 f202 	mul.w	r2, r3, r2
 800b060:	88fb      	ldrh	r3, [r7, #6]
 800b062:	fb92 f3f3 	sdiv	r3, r2, r3
 800b066:	81fb      	strh	r3, [r7, #14]
        }

        /* If green is significantly higher than red, it's green */
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800b068:	4b21      	ldr	r3, [pc, #132]	@ (800b0f0 <TCS3472_DetectLineColor+0xd8>)
 800b06a:	889b      	ldrh	r3, [r3, #4]
 800b06c:	89fa      	ldrh	r2, [r7, #14]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d30e      	bcc.n	800b090 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800b072:	4b1f      	ldr	r3, [pc, #124]	@ (800b0f0 <TCS3472_DetectLineColor+0xd8>)
 800b074:	88db      	ldrh	r3, [r3, #6]
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800b076:	89fa      	ldrh	r2, [r7, #14]
 800b078:	429a      	cmp	r2, r3
 800b07a:	d809      	bhi.n	800b090 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800b07c:	88ba      	ldrh	r2, [r7, #4]
 800b07e:	88fb      	ldrh	r3, [r7, #6]
 800b080:	429a      	cmp	r2, r3
 800b082:	d905      	bls.n	800b090 <TCS3472_DetectLineColor+0x78>
            g > r && g > b) {
 800b084:	88ba      	ldrh	r2, [r7, #4]
 800b086:	887b      	ldrh	r3, [r7, #2]
 800b088:	429a      	cmp	r2, r3
 800b08a:	d901      	bls.n	800b090 <TCS3472_DetectLineColor+0x78>
            return GREEN;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e029      	b.n	800b0e4 <TCS3472_DetectLineColor+0xcc>
        }

        /* If all colors are relatively balanced and bright, it's white */
        if (r > 500 && g > 500 && b > 500 &&
 800b090:	88fb      	ldrh	r3, [r7, #6]
 800b092:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b096:	d924      	bls.n	800b0e2 <TCS3472_DetectLineColor+0xca>
 800b098:	88bb      	ldrh	r3, [r7, #4]
 800b09a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b09e:	d920      	bls.n	800b0e2 <TCS3472_DetectLineColor+0xca>
 800b0a0:	887b      	ldrh	r3, [r7, #2]
 800b0a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b0a6:	d91c      	bls.n	800b0e2 <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800b0a8:	88fb      	ldrh	r3, [r7, #6]
 800b0aa:	2264      	movs	r2, #100	@ 0x64
 800b0ac:	fb03 f202 	mul.w	r2, r3, r2
 800b0b0:	883b      	ldrh	r3, [r7, #0]
 800b0b2:	fb92 f3f3 	sdiv	r3, r2, r3
        if (r > 500 && g > 500 && b > 500 &&
 800b0b6:	2b14      	cmp	r3, #20
 800b0b8:	dd13      	ble.n	800b0e2 <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800b0ba:	88bb      	ldrh	r3, [r7, #4]
 800b0bc:	2264      	movs	r2, #100	@ 0x64
 800b0be:	fb03 f202 	mul.w	r2, r3, r2
 800b0c2:	883b      	ldrh	r3, [r7, #0]
 800b0c4:	fb92 f3f3 	sdiv	r3, r2, r3
 800b0c8:	2b14      	cmp	r3, #20
 800b0ca:	dd0a      	ble.n	800b0e2 <TCS3472_DetectLineColor+0xca>
 800b0cc:	887b      	ldrh	r3, [r7, #2]
 800b0ce:	2264      	movs	r2, #100	@ 0x64
 800b0d0:	fb03 f202 	mul.w	r2, r3, r2
 800b0d4:	883b      	ldrh	r3, [r7, #0]
 800b0d6:	fb92 f3f3 	sdiv	r3, r2, r3
 800b0da:	2b14      	cmp	r3, #20
 800b0dc:	dd01      	ble.n	800b0e2 <TCS3472_DetectLineColor+0xca>
            return WHITE;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	e000      	b.n	800b0e4 <TCS3472_DetectLineColor+0xcc>
        }
    }

    /* If we can't identify the color */
    return COLOR_UNKNOWN;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3710      	adds	r7, #16
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bc90      	pop	{r4, r7}
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop
 800b0f0:	2000009c 	.word	0x2000009c

0800b0f4 <TCS3472_Read8>:
    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, data, 2, 100);
}

/* Read 8-bit value from TCS3472 register */
uint8_t TCS3472_Read8(uint8_t reg)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b086      	sub	sp, #24
 800b0f8:	af02      	add	r7, sp, #8
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b104:	b2db      	uxtb	r3, r3
 800b106:	73fb      	strb	r3, [r7, #15]
    uint8_t value;

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800b108:	f107 020f 	add.w	r2, r7, #15
 800b10c:	2364      	movs	r3, #100	@ 0x64
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	2301      	movs	r3, #1
 800b112:	2152      	movs	r1, #82	@ 0x52
 800b114:	4808      	ldr	r0, [pc, #32]	@ (800b138 <TCS3472_Read8+0x44>)
 800b116:	f7fb ff4b 	bl	8006fb0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, &value, 1, 100);
 800b11a:	f107 020e 	add.w	r2, r7, #14
 800b11e:	2364      	movs	r3, #100	@ 0x64
 800b120:	9300      	str	r3, [sp, #0]
 800b122:	2301      	movs	r3, #1
 800b124:	2152      	movs	r1, #82	@ 0x52
 800b126:	4804      	ldr	r0, [pc, #16]	@ (800b138 <TCS3472_Read8+0x44>)
 800b128:	f7fc f840 	bl	80071ac <HAL_I2C_Master_Receive>

    return value;
 800b12c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	20000340 	.word	0x20000340

0800b13c <TCS3472_Read16>:

/* Read 16-bit value from TCS3472 register */
uint16_t TCS3472_Read16(uint8_t reg)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b086      	sub	sp, #24
 800b140:	af02      	add	r7, sp, #8
 800b142:	4603      	mov	r3, r0
 800b144:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800b146:	79fb      	ldrb	r3, [r7, #7]
 800b148:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b14c:	b2db      	uxtb	r3, r3
 800b14e:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800b150:	f107 020f 	add.w	r2, r7, #15
 800b154:	2364      	movs	r3, #100	@ 0x64
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	2301      	movs	r3, #1
 800b15a:	2152      	movs	r1, #82	@ 0x52
 800b15c:	480c      	ldr	r0, [pc, #48]	@ (800b190 <TCS3472_Read16+0x54>)
 800b15e:	f7fb ff27 	bl	8006fb0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, data, 2, 100);
 800b162:	f107 020c 	add.w	r2, r7, #12
 800b166:	2364      	movs	r3, #100	@ 0x64
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	2302      	movs	r3, #2
 800b16c:	2152      	movs	r1, #82	@ 0x52
 800b16e:	4808      	ldr	r0, [pc, #32]	@ (800b190 <TCS3472_Read16+0x54>)
 800b170:	f7fc f81c 	bl	80071ac <HAL_I2C_Master_Receive>

    return (data[1] << 8) | data[0];
 800b174:	7b7b      	ldrb	r3, [r7, #13]
 800b176:	b21b      	sxth	r3, r3
 800b178:	021b      	lsls	r3, r3, #8
 800b17a:	b21a      	sxth	r2, r3
 800b17c:	7b3b      	ldrb	r3, [r7, #12]
 800b17e:	b21b      	sxth	r3, r3
 800b180:	4313      	orrs	r3, r2
 800b182:	b21b      	sxth	r3, r3
 800b184:	b29b      	uxth	r3, r3
}
 800b186:	4618      	mov	r0, r3
 800b188:	3710      	adds	r7, #16
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
 800b18e:	bf00      	nop
 800b190:	20000340 	.word	0x20000340

0800b194 <TCS3472_DetectObjectColor>:

/* This function is called when a HAL error occurs */


/* Detect object color based on RGB values */
Color TCS3472_DetectObjectColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c) {
 800b194:	b490      	push	{r4, r7}
 800b196:	b086      	sub	sp, #24
 800b198:	af00      	add	r7, sp, #0
 800b19a:	4604      	mov	r4, r0
 800b19c:	4608      	mov	r0, r1
 800b19e:	4611      	mov	r1, r2
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	4623      	mov	r3, r4
 800b1a4:	80fb      	strh	r3, [r7, #6]
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	80bb      	strh	r3, [r7, #4]
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	807b      	strh	r3, [r7, #2]
 800b1ae:	4613      	mov	r3, r2
 800b1b0:	803b      	strh	r3, [r7, #0]
    /* Avoid division by zero */
    if (r < 10) r = 10;
 800b1b2:	88fb      	ldrh	r3, [r7, #6]
 800b1b4:	2b09      	cmp	r3, #9
 800b1b6:	d801      	bhi.n	800b1bc <TCS3472_DetectObjectColor+0x28>
 800b1b8:	230a      	movs	r3, #10
 800b1ba:	80fb      	strh	r3, [r7, #6]
    if (g < 10) g = 10;
 800b1bc:	88bb      	ldrh	r3, [r7, #4]
 800b1be:	2b09      	cmp	r3, #9
 800b1c0:	d801      	bhi.n	800b1c6 <TCS3472_DetectObjectColor+0x32>
 800b1c2:	230a      	movs	r3, #10
 800b1c4:	80bb      	strh	r3, [r7, #4]
    if (b < 10) b = 10;
 800b1c6:	887b      	ldrh	r3, [r7, #2]
 800b1c8:	2b09      	cmp	r3, #9
 800b1ca:	d801      	bhi.n	800b1d0 <TCS3472_DetectObjectColor+0x3c>
 800b1cc:	230a      	movs	r3, #10
 800b1ce:	807b      	strh	r3, [r7, #2]

    /* Calculate ratios (multiplied by 100 to avoid floating point) */
    uint16_t r_to_g_ratio = (r * 100) / g;
 800b1d0:	88fb      	ldrh	r3, [r7, #6]
 800b1d2:	2264      	movs	r2, #100	@ 0x64
 800b1d4:	fb03 f202 	mul.w	r2, r3, r2
 800b1d8:	88bb      	ldrh	r3, [r7, #4]
 800b1da:	fb92 f3f3 	sdiv	r3, r2, r3
 800b1de:	82bb      	strh	r3, [r7, #20]
    uint16_t r_to_b_ratio = (r * 100) / b;
 800b1e0:	88fb      	ldrh	r3, [r7, #6]
 800b1e2:	2264      	movs	r2, #100	@ 0x64
 800b1e4:	fb03 f202 	mul.w	r2, r3, r2
 800b1e8:	887b      	ldrh	r3, [r7, #2]
 800b1ea:	fb92 f3f3 	sdiv	r3, r2, r3
 800b1ee:	827b      	strh	r3, [r7, #18]
    uint16_t g_to_b_ratio = (g * 100) / b;
 800b1f0:	88bb      	ldrh	r3, [r7, #4]
 800b1f2:	2264      	movs	r2, #100	@ 0x64
 800b1f4:	fb03 f202 	mul.w	r2, r3, r2
 800b1f8:	887b      	ldrh	r3, [r7, #2]
 800b1fa:	fb92 f3f3 	sdiv	r3, r2, r3
 800b1fe:	823b      	strh	r3, [r7, #16]
    uint16_t b_to_r_ratio = (b * 100) / r;
 800b200:	887b      	ldrh	r3, [r7, #2]
 800b202:	2264      	movs	r2, #100	@ 0x64
 800b204:	fb03 f202 	mul.w	r2, r3, r2
 800b208:	88fb      	ldrh	r3, [r7, #6]
 800b20a:	fb92 f3f3 	sdiv	r3, r2, r3
 800b20e:	81fb      	strh	r3, [r7, #14]
    uint16_t b_to_g_ratio = (b * 100) / g;
 800b210:	887b      	ldrh	r3, [r7, #2]
 800b212:	2264      	movs	r2, #100	@ 0x64
 800b214:	fb03 f202 	mul.w	r2, r3, r2
 800b218:	88bb      	ldrh	r3, [r7, #4]
 800b21a:	fb92 f3f3 	sdiv	r3, r2, r3
 800b21e:	81bb      	strh	r3, [r7, #12]

    /* Calculate how close R and G are to each other as a percentage */
    uint16_t r_g_similarity;
    if (r > g) {
 800b220:	88fa      	ldrh	r2, [r7, #6]
 800b222:	88bb      	ldrh	r3, [r7, #4]
 800b224:	429a      	cmp	r2, r3
 800b226:	d908      	bls.n	800b23a <TCS3472_DetectObjectColor+0xa6>
        r_g_similarity = (g * 100) / r;
 800b228:	88bb      	ldrh	r3, [r7, #4]
 800b22a:	2264      	movs	r2, #100	@ 0x64
 800b22c:	fb03 f202 	mul.w	r2, r3, r2
 800b230:	88fb      	ldrh	r3, [r7, #6]
 800b232:	fb92 f3f3 	sdiv	r3, r2, r3
 800b236:	82fb      	strh	r3, [r7, #22]
 800b238:	e007      	b.n	800b24a <TCS3472_DetectObjectColor+0xb6>
    } else {
        r_g_similarity = (r * 100) / g;
 800b23a:	88fb      	ldrh	r3, [r7, #6]
 800b23c:	2264      	movs	r2, #100	@ 0x64
 800b23e:	fb03 f202 	mul.w	r2, r3, r2
 800b242:	88bb      	ldrh	r3, [r7, #4]
 800b244:	fb92 f3f3 	sdiv	r3, r2, r3
 800b248:	82fb      	strh	r3, [r7, #22]
            r_to_g_ratio, r_to_b_ratio, g_to_b_ratio, b_to_r_ratio, b_to_g_ratio, r_g_similarity);
    HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
    */

    /* White detection */
    if (c > object_color_config.white_min_c &&
 800b24a:	4b2a      	ldr	r3, [pc, #168]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b24c:	881b      	ldrh	r3, [r3, #0]
 800b24e:	883a      	ldrh	r2, [r7, #0]
 800b250:	429a      	cmp	r2, r3
 800b252:	d91e      	bls.n	800b292 <TCS3472_DetectObjectColor+0xfe>
 800b254:	88fb      	ldrh	r3, [r7, #6]
 800b256:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b25a:	d91a      	bls.n	800b292 <TCS3472_DetectObjectColor+0xfe>
        r > 1000 && g > 1000 && b > 1000 &&
 800b25c:	88bb      	ldrh	r3, [r7, #4]
 800b25e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b262:	d916      	bls.n	800b292 <TCS3472_DetectObjectColor+0xfe>
 800b264:	887b      	ldrh	r3, [r7, #2]
 800b266:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b26a:	d912      	bls.n	800b292 <TCS3472_DetectObjectColor+0xfe>
 800b26c:	8afb      	ldrh	r3, [r7, #22]
 800b26e:	2b50      	cmp	r3, #80	@ 0x50
 800b270:	d90f      	bls.n	800b292 <TCS3472_DetectObjectColor+0xfe>
        r_g_similarity > 80 && /* R and G within 20% of each other */
        (b * 100) / ((r + g) / 2) > 80) { /* B is at least 80% of average of R and G */
 800b272:	887b      	ldrh	r3, [r7, #2]
 800b274:	2264      	movs	r2, #100	@ 0x64
 800b276:	fb03 f202 	mul.w	r2, r3, r2
 800b27a:	88f9      	ldrh	r1, [r7, #6]
 800b27c:	88bb      	ldrh	r3, [r7, #4]
 800b27e:	440b      	add	r3, r1
 800b280:	0fd9      	lsrs	r1, r3, #31
 800b282:	440b      	add	r3, r1
 800b284:	105b      	asrs	r3, r3, #1
 800b286:	fb92 f3f3 	sdiv	r3, r2, r3
        r_g_similarity > 80 && /* R and G within 20% of each other */
 800b28a:	2b50      	cmp	r3, #80	@ 0x50
 800b28c:	dd01      	ble.n	800b292 <TCS3472_DetectObjectColor+0xfe>
        return WHITE;
 800b28e:	2300      	movs	r3, #0
 800b290:	e02a      	b.n	800b2e8 <TCS3472_DetectObjectColor+0x154>
    }

    /* Red detection */
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800b292:	4b18      	ldr	r3, [pc, #96]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b294:	885b      	ldrh	r3, [r3, #2]
 800b296:	8aba      	ldrh	r2, [r7, #20]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d906      	bls.n	800b2aa <TCS3472_DetectObjectColor+0x116>
        r_to_b_ratio > object_color_config.red_min_ratio_r_to_b) {
 800b29c:	4b15      	ldr	r3, [pc, #84]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b29e:	889b      	ldrh	r3, [r3, #4]
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800b2a0:	8a7a      	ldrh	r2, [r7, #18]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d901      	bls.n	800b2aa <TCS3472_DetectObjectColor+0x116>
        return RED;
 800b2a6:	2304      	movs	r3, #4
 800b2a8:	e01e      	b.n	800b2e8 <TCS3472_DetectObjectColor+0x154>
    }

    /* Blue detection */
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800b2aa:	4b12      	ldr	r3, [pc, #72]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b2ac:	88db      	ldrh	r3, [r3, #6]
 800b2ae:	89fa      	ldrh	r2, [r7, #14]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d906      	bls.n	800b2c2 <TCS3472_DetectObjectColor+0x12e>
        b_to_g_ratio > object_color_config.blue_min_ratio_b_to_g) {
 800b2b4:	4b0f      	ldr	r3, [pc, #60]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b2b6:	891b      	ldrh	r3, [r3, #8]
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800b2b8:	89ba      	ldrh	r2, [r7, #12]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d901      	bls.n	800b2c2 <TCS3472_DetectObjectColor+0x12e>
        return BLUE;
 800b2be:	2303      	movs	r3, #3
 800b2c0:	e012      	b.n	800b2e8 <TCS3472_DetectObjectColor+0x154>
    }

    /* Yellow-Orange detection */
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800b2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b2c4:	895b      	ldrh	r3, [r3, #10]
 800b2c6:	8a7a      	ldrh	r2, [r7, #18]
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d90c      	bls.n	800b2e6 <TCS3472_DetectObjectColor+0x152>
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800b2cc:	4b09      	ldr	r3, [pc, #36]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b2ce:	899b      	ldrh	r3, [r3, #12]
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800b2d0:	8a3a      	ldrh	r2, [r7, #16]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d907      	bls.n	800b2e6 <TCS3472_DetectObjectColor+0x152>
        r_g_similarity > object_color_config.yellow_r_g_diff_percent) {
 800b2d6:	4b07      	ldr	r3, [pc, #28]	@ (800b2f4 <TCS3472_DetectObjectColor+0x160>)
 800b2d8:	7b9b      	ldrb	r3, [r3, #14]
 800b2da:	461a      	mov	r2, r3
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800b2dc:	8afb      	ldrh	r3, [r7, #22]
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d901      	bls.n	800b2e6 <TCS3472_DetectObjectColor+0x152>
        return YELLOW;
 800b2e2:	2302      	movs	r3, #2
 800b2e4:	e000      	b.n	800b2e8 <TCS3472_DetectObjectColor+0x154>
    }

    /* If we can't identify the color */
    return UNKNOWN;
 800b2e6:	2306      	movs	r3, #6
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3718      	adds	r7, #24
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bc90      	pop	{r4, r7}
 800b2f0:	4770      	bx	lr
 800b2f2:	bf00      	nop
 800b2f4:	200000a8 	.word	0x200000a8

0800b2f8 <__cvt>:
 800b2f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2fc:	ec57 6b10 	vmov	r6, r7, d0
 800b300:	2f00      	cmp	r7, #0
 800b302:	460c      	mov	r4, r1
 800b304:	4619      	mov	r1, r3
 800b306:	463b      	mov	r3, r7
 800b308:	bfbb      	ittet	lt
 800b30a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b30e:	461f      	movlt	r7, r3
 800b310:	2300      	movge	r3, #0
 800b312:	232d      	movlt	r3, #45	@ 0x2d
 800b314:	700b      	strb	r3, [r1, #0]
 800b316:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b318:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b31c:	4691      	mov	r9, r2
 800b31e:	f023 0820 	bic.w	r8, r3, #32
 800b322:	bfbc      	itt	lt
 800b324:	4632      	movlt	r2, r6
 800b326:	4616      	movlt	r6, r2
 800b328:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b32c:	d005      	beq.n	800b33a <__cvt+0x42>
 800b32e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b332:	d100      	bne.n	800b336 <__cvt+0x3e>
 800b334:	3401      	adds	r4, #1
 800b336:	2102      	movs	r1, #2
 800b338:	e000      	b.n	800b33c <__cvt+0x44>
 800b33a:	2103      	movs	r1, #3
 800b33c:	ab03      	add	r3, sp, #12
 800b33e:	9301      	str	r3, [sp, #4]
 800b340:	ab02      	add	r3, sp, #8
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	ec47 6b10 	vmov	d0, r6, r7
 800b348:	4653      	mov	r3, sl
 800b34a:	4622      	mov	r2, r4
 800b34c:	f000 feb0 	bl	800c0b0 <_dtoa_r>
 800b350:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b354:	4605      	mov	r5, r0
 800b356:	d119      	bne.n	800b38c <__cvt+0x94>
 800b358:	f019 0f01 	tst.w	r9, #1
 800b35c:	d00e      	beq.n	800b37c <__cvt+0x84>
 800b35e:	eb00 0904 	add.w	r9, r0, r4
 800b362:	2200      	movs	r2, #0
 800b364:	2300      	movs	r3, #0
 800b366:	4630      	mov	r0, r6
 800b368:	4639      	mov	r1, r7
 800b36a:	f7f5 fbcd 	bl	8000b08 <__aeabi_dcmpeq>
 800b36e:	b108      	cbz	r0, 800b374 <__cvt+0x7c>
 800b370:	f8cd 900c 	str.w	r9, [sp, #12]
 800b374:	2230      	movs	r2, #48	@ 0x30
 800b376:	9b03      	ldr	r3, [sp, #12]
 800b378:	454b      	cmp	r3, r9
 800b37a:	d31e      	bcc.n	800b3ba <__cvt+0xc2>
 800b37c:	9b03      	ldr	r3, [sp, #12]
 800b37e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b380:	1b5b      	subs	r3, r3, r5
 800b382:	4628      	mov	r0, r5
 800b384:	6013      	str	r3, [r2, #0]
 800b386:	b004      	add	sp, #16
 800b388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b38c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b390:	eb00 0904 	add.w	r9, r0, r4
 800b394:	d1e5      	bne.n	800b362 <__cvt+0x6a>
 800b396:	7803      	ldrb	r3, [r0, #0]
 800b398:	2b30      	cmp	r3, #48	@ 0x30
 800b39a:	d10a      	bne.n	800b3b2 <__cvt+0xba>
 800b39c:	2200      	movs	r2, #0
 800b39e:	2300      	movs	r3, #0
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	4639      	mov	r1, r7
 800b3a4:	f7f5 fbb0 	bl	8000b08 <__aeabi_dcmpeq>
 800b3a8:	b918      	cbnz	r0, 800b3b2 <__cvt+0xba>
 800b3aa:	f1c4 0401 	rsb	r4, r4, #1
 800b3ae:	f8ca 4000 	str.w	r4, [sl]
 800b3b2:	f8da 3000 	ldr.w	r3, [sl]
 800b3b6:	4499      	add	r9, r3
 800b3b8:	e7d3      	b.n	800b362 <__cvt+0x6a>
 800b3ba:	1c59      	adds	r1, r3, #1
 800b3bc:	9103      	str	r1, [sp, #12]
 800b3be:	701a      	strb	r2, [r3, #0]
 800b3c0:	e7d9      	b.n	800b376 <__cvt+0x7e>

0800b3c2 <__exponent>:
 800b3c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3c4:	2900      	cmp	r1, #0
 800b3c6:	bfba      	itte	lt
 800b3c8:	4249      	neglt	r1, r1
 800b3ca:	232d      	movlt	r3, #45	@ 0x2d
 800b3cc:	232b      	movge	r3, #43	@ 0x2b
 800b3ce:	2909      	cmp	r1, #9
 800b3d0:	7002      	strb	r2, [r0, #0]
 800b3d2:	7043      	strb	r3, [r0, #1]
 800b3d4:	dd29      	ble.n	800b42a <__exponent+0x68>
 800b3d6:	f10d 0307 	add.w	r3, sp, #7
 800b3da:	461d      	mov	r5, r3
 800b3dc:	270a      	movs	r7, #10
 800b3de:	461a      	mov	r2, r3
 800b3e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b3e4:	fb07 1416 	mls	r4, r7, r6, r1
 800b3e8:	3430      	adds	r4, #48	@ 0x30
 800b3ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b3ee:	460c      	mov	r4, r1
 800b3f0:	2c63      	cmp	r4, #99	@ 0x63
 800b3f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b3f6:	4631      	mov	r1, r6
 800b3f8:	dcf1      	bgt.n	800b3de <__exponent+0x1c>
 800b3fa:	3130      	adds	r1, #48	@ 0x30
 800b3fc:	1e94      	subs	r4, r2, #2
 800b3fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b402:	1c41      	adds	r1, r0, #1
 800b404:	4623      	mov	r3, r4
 800b406:	42ab      	cmp	r3, r5
 800b408:	d30a      	bcc.n	800b420 <__exponent+0x5e>
 800b40a:	f10d 0309 	add.w	r3, sp, #9
 800b40e:	1a9b      	subs	r3, r3, r2
 800b410:	42ac      	cmp	r4, r5
 800b412:	bf88      	it	hi
 800b414:	2300      	movhi	r3, #0
 800b416:	3302      	adds	r3, #2
 800b418:	4403      	add	r3, r0
 800b41a:	1a18      	subs	r0, r3, r0
 800b41c:	b003      	add	sp, #12
 800b41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b420:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b424:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b428:	e7ed      	b.n	800b406 <__exponent+0x44>
 800b42a:	2330      	movs	r3, #48	@ 0x30
 800b42c:	3130      	adds	r1, #48	@ 0x30
 800b42e:	7083      	strb	r3, [r0, #2]
 800b430:	70c1      	strb	r1, [r0, #3]
 800b432:	1d03      	adds	r3, r0, #4
 800b434:	e7f1      	b.n	800b41a <__exponent+0x58>
	...

0800b438 <_printf_float>:
 800b438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43c:	b08d      	sub	sp, #52	@ 0x34
 800b43e:	460c      	mov	r4, r1
 800b440:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b444:	4616      	mov	r6, r2
 800b446:	461f      	mov	r7, r3
 800b448:	4605      	mov	r5, r0
 800b44a:	f000 fd23 	bl	800be94 <_localeconv_r>
 800b44e:	6803      	ldr	r3, [r0, #0]
 800b450:	9304      	str	r3, [sp, #16]
 800b452:	4618      	mov	r0, r3
 800b454:	f7f4 ff2c 	bl	80002b0 <strlen>
 800b458:	2300      	movs	r3, #0
 800b45a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b45c:	f8d8 3000 	ldr.w	r3, [r8]
 800b460:	9005      	str	r0, [sp, #20]
 800b462:	3307      	adds	r3, #7
 800b464:	f023 0307 	bic.w	r3, r3, #7
 800b468:	f103 0208 	add.w	r2, r3, #8
 800b46c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b470:	f8d4 b000 	ldr.w	fp, [r4]
 800b474:	f8c8 2000 	str.w	r2, [r8]
 800b478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b47c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b480:	9307      	str	r3, [sp, #28]
 800b482:	f8cd 8018 	str.w	r8, [sp, #24]
 800b486:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b48a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b48e:	4b9c      	ldr	r3, [pc, #624]	@ (800b700 <_printf_float+0x2c8>)
 800b490:	f04f 32ff 	mov.w	r2, #4294967295
 800b494:	f7f5 fb6a 	bl	8000b6c <__aeabi_dcmpun>
 800b498:	bb70      	cbnz	r0, 800b4f8 <_printf_float+0xc0>
 800b49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b49e:	4b98      	ldr	r3, [pc, #608]	@ (800b700 <_printf_float+0x2c8>)
 800b4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a4:	f7f5 fb44 	bl	8000b30 <__aeabi_dcmple>
 800b4a8:	bb30      	cbnz	r0, 800b4f8 <_printf_float+0xc0>
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	4640      	mov	r0, r8
 800b4b0:	4649      	mov	r1, r9
 800b4b2:	f7f5 fb33 	bl	8000b1c <__aeabi_dcmplt>
 800b4b6:	b110      	cbz	r0, 800b4be <_printf_float+0x86>
 800b4b8:	232d      	movs	r3, #45	@ 0x2d
 800b4ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4be:	4a91      	ldr	r2, [pc, #580]	@ (800b704 <_printf_float+0x2cc>)
 800b4c0:	4b91      	ldr	r3, [pc, #580]	@ (800b708 <_printf_float+0x2d0>)
 800b4c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b4c6:	bf8c      	ite	hi
 800b4c8:	4690      	movhi	r8, r2
 800b4ca:	4698      	movls	r8, r3
 800b4cc:	2303      	movs	r3, #3
 800b4ce:	6123      	str	r3, [r4, #16]
 800b4d0:	f02b 0304 	bic.w	r3, fp, #4
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	f04f 0900 	mov.w	r9, #0
 800b4da:	9700      	str	r7, [sp, #0]
 800b4dc:	4633      	mov	r3, r6
 800b4de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f000 f9d2 	bl	800b88c <_printf_common>
 800b4e8:	3001      	adds	r0, #1
 800b4ea:	f040 808d 	bne.w	800b608 <_printf_float+0x1d0>
 800b4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f2:	b00d      	add	sp, #52	@ 0x34
 800b4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f8:	4642      	mov	r2, r8
 800b4fa:	464b      	mov	r3, r9
 800b4fc:	4640      	mov	r0, r8
 800b4fe:	4649      	mov	r1, r9
 800b500:	f7f5 fb34 	bl	8000b6c <__aeabi_dcmpun>
 800b504:	b140      	cbz	r0, 800b518 <_printf_float+0xe0>
 800b506:	464b      	mov	r3, r9
 800b508:	2b00      	cmp	r3, #0
 800b50a:	bfbc      	itt	lt
 800b50c:	232d      	movlt	r3, #45	@ 0x2d
 800b50e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b512:	4a7e      	ldr	r2, [pc, #504]	@ (800b70c <_printf_float+0x2d4>)
 800b514:	4b7e      	ldr	r3, [pc, #504]	@ (800b710 <_printf_float+0x2d8>)
 800b516:	e7d4      	b.n	800b4c2 <_printf_float+0x8a>
 800b518:	6863      	ldr	r3, [r4, #4]
 800b51a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b51e:	9206      	str	r2, [sp, #24]
 800b520:	1c5a      	adds	r2, r3, #1
 800b522:	d13b      	bne.n	800b59c <_printf_float+0x164>
 800b524:	2306      	movs	r3, #6
 800b526:	6063      	str	r3, [r4, #4]
 800b528:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b52c:	2300      	movs	r3, #0
 800b52e:	6022      	str	r2, [r4, #0]
 800b530:	9303      	str	r3, [sp, #12]
 800b532:	ab0a      	add	r3, sp, #40	@ 0x28
 800b534:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b538:	ab09      	add	r3, sp, #36	@ 0x24
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	6861      	ldr	r1, [r4, #4]
 800b53e:	ec49 8b10 	vmov	d0, r8, r9
 800b542:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b546:	4628      	mov	r0, r5
 800b548:	f7ff fed6 	bl	800b2f8 <__cvt>
 800b54c:	9b06      	ldr	r3, [sp, #24]
 800b54e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b550:	2b47      	cmp	r3, #71	@ 0x47
 800b552:	4680      	mov	r8, r0
 800b554:	d129      	bne.n	800b5aa <_printf_float+0x172>
 800b556:	1cc8      	adds	r0, r1, #3
 800b558:	db02      	blt.n	800b560 <_printf_float+0x128>
 800b55a:	6863      	ldr	r3, [r4, #4]
 800b55c:	4299      	cmp	r1, r3
 800b55e:	dd41      	ble.n	800b5e4 <_printf_float+0x1ac>
 800b560:	f1aa 0a02 	sub.w	sl, sl, #2
 800b564:	fa5f fa8a 	uxtb.w	sl, sl
 800b568:	3901      	subs	r1, #1
 800b56a:	4652      	mov	r2, sl
 800b56c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b570:	9109      	str	r1, [sp, #36]	@ 0x24
 800b572:	f7ff ff26 	bl	800b3c2 <__exponent>
 800b576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b578:	1813      	adds	r3, r2, r0
 800b57a:	2a01      	cmp	r2, #1
 800b57c:	4681      	mov	r9, r0
 800b57e:	6123      	str	r3, [r4, #16]
 800b580:	dc02      	bgt.n	800b588 <_printf_float+0x150>
 800b582:	6822      	ldr	r2, [r4, #0]
 800b584:	07d2      	lsls	r2, r2, #31
 800b586:	d501      	bpl.n	800b58c <_printf_float+0x154>
 800b588:	3301      	adds	r3, #1
 800b58a:	6123      	str	r3, [r4, #16]
 800b58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b590:	2b00      	cmp	r3, #0
 800b592:	d0a2      	beq.n	800b4da <_printf_float+0xa2>
 800b594:	232d      	movs	r3, #45	@ 0x2d
 800b596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b59a:	e79e      	b.n	800b4da <_printf_float+0xa2>
 800b59c:	9a06      	ldr	r2, [sp, #24]
 800b59e:	2a47      	cmp	r2, #71	@ 0x47
 800b5a0:	d1c2      	bne.n	800b528 <_printf_float+0xf0>
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d1c0      	bne.n	800b528 <_printf_float+0xf0>
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e7bd      	b.n	800b526 <_printf_float+0xee>
 800b5aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b5ae:	d9db      	bls.n	800b568 <_printf_float+0x130>
 800b5b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b5b4:	d118      	bne.n	800b5e8 <_printf_float+0x1b0>
 800b5b6:	2900      	cmp	r1, #0
 800b5b8:	6863      	ldr	r3, [r4, #4]
 800b5ba:	dd0b      	ble.n	800b5d4 <_printf_float+0x19c>
 800b5bc:	6121      	str	r1, [r4, #16]
 800b5be:	b913      	cbnz	r3, 800b5c6 <_printf_float+0x18e>
 800b5c0:	6822      	ldr	r2, [r4, #0]
 800b5c2:	07d0      	lsls	r0, r2, #31
 800b5c4:	d502      	bpl.n	800b5cc <_printf_float+0x194>
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	440b      	add	r3, r1
 800b5ca:	6123      	str	r3, [r4, #16]
 800b5cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b5ce:	f04f 0900 	mov.w	r9, #0
 800b5d2:	e7db      	b.n	800b58c <_printf_float+0x154>
 800b5d4:	b913      	cbnz	r3, 800b5dc <_printf_float+0x1a4>
 800b5d6:	6822      	ldr	r2, [r4, #0]
 800b5d8:	07d2      	lsls	r2, r2, #31
 800b5da:	d501      	bpl.n	800b5e0 <_printf_float+0x1a8>
 800b5dc:	3302      	adds	r3, #2
 800b5de:	e7f4      	b.n	800b5ca <_printf_float+0x192>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e7f2      	b.n	800b5ca <_printf_float+0x192>
 800b5e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b5e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5ea:	4299      	cmp	r1, r3
 800b5ec:	db05      	blt.n	800b5fa <_printf_float+0x1c2>
 800b5ee:	6823      	ldr	r3, [r4, #0]
 800b5f0:	6121      	str	r1, [r4, #16]
 800b5f2:	07d8      	lsls	r0, r3, #31
 800b5f4:	d5ea      	bpl.n	800b5cc <_printf_float+0x194>
 800b5f6:	1c4b      	adds	r3, r1, #1
 800b5f8:	e7e7      	b.n	800b5ca <_printf_float+0x192>
 800b5fa:	2900      	cmp	r1, #0
 800b5fc:	bfd4      	ite	le
 800b5fe:	f1c1 0202 	rsble	r2, r1, #2
 800b602:	2201      	movgt	r2, #1
 800b604:	4413      	add	r3, r2
 800b606:	e7e0      	b.n	800b5ca <_printf_float+0x192>
 800b608:	6823      	ldr	r3, [r4, #0]
 800b60a:	055a      	lsls	r2, r3, #21
 800b60c:	d407      	bmi.n	800b61e <_printf_float+0x1e6>
 800b60e:	6923      	ldr	r3, [r4, #16]
 800b610:	4642      	mov	r2, r8
 800b612:	4631      	mov	r1, r6
 800b614:	4628      	mov	r0, r5
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	d12b      	bne.n	800b674 <_printf_float+0x23c>
 800b61c:	e767      	b.n	800b4ee <_printf_float+0xb6>
 800b61e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b622:	f240 80dd 	bls.w	800b7e0 <_printf_float+0x3a8>
 800b626:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b62a:	2200      	movs	r2, #0
 800b62c:	2300      	movs	r3, #0
 800b62e:	f7f5 fa6b 	bl	8000b08 <__aeabi_dcmpeq>
 800b632:	2800      	cmp	r0, #0
 800b634:	d033      	beq.n	800b69e <_printf_float+0x266>
 800b636:	4a37      	ldr	r2, [pc, #220]	@ (800b714 <_printf_float+0x2dc>)
 800b638:	2301      	movs	r3, #1
 800b63a:	4631      	mov	r1, r6
 800b63c:	4628      	mov	r0, r5
 800b63e:	47b8      	blx	r7
 800b640:	3001      	adds	r0, #1
 800b642:	f43f af54 	beq.w	800b4ee <_printf_float+0xb6>
 800b646:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b64a:	4543      	cmp	r3, r8
 800b64c:	db02      	blt.n	800b654 <_printf_float+0x21c>
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	07d8      	lsls	r0, r3, #31
 800b652:	d50f      	bpl.n	800b674 <_printf_float+0x23c>
 800b654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b658:	4631      	mov	r1, r6
 800b65a:	4628      	mov	r0, r5
 800b65c:	47b8      	blx	r7
 800b65e:	3001      	adds	r0, #1
 800b660:	f43f af45 	beq.w	800b4ee <_printf_float+0xb6>
 800b664:	f04f 0900 	mov.w	r9, #0
 800b668:	f108 38ff 	add.w	r8, r8, #4294967295
 800b66c:	f104 0a1a 	add.w	sl, r4, #26
 800b670:	45c8      	cmp	r8, r9
 800b672:	dc09      	bgt.n	800b688 <_printf_float+0x250>
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	079b      	lsls	r3, r3, #30
 800b678:	f100 8103 	bmi.w	800b882 <_printf_float+0x44a>
 800b67c:	68e0      	ldr	r0, [r4, #12]
 800b67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b680:	4298      	cmp	r0, r3
 800b682:	bfb8      	it	lt
 800b684:	4618      	movlt	r0, r3
 800b686:	e734      	b.n	800b4f2 <_printf_float+0xba>
 800b688:	2301      	movs	r3, #1
 800b68a:	4652      	mov	r2, sl
 800b68c:	4631      	mov	r1, r6
 800b68e:	4628      	mov	r0, r5
 800b690:	47b8      	blx	r7
 800b692:	3001      	adds	r0, #1
 800b694:	f43f af2b 	beq.w	800b4ee <_printf_float+0xb6>
 800b698:	f109 0901 	add.w	r9, r9, #1
 800b69c:	e7e8      	b.n	800b670 <_printf_float+0x238>
 800b69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	dc39      	bgt.n	800b718 <_printf_float+0x2e0>
 800b6a4:	4a1b      	ldr	r2, [pc, #108]	@ (800b714 <_printf_float+0x2dc>)
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	4631      	mov	r1, r6
 800b6aa:	4628      	mov	r0, r5
 800b6ac:	47b8      	blx	r7
 800b6ae:	3001      	adds	r0, #1
 800b6b0:	f43f af1d 	beq.w	800b4ee <_printf_float+0xb6>
 800b6b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b6b8:	ea59 0303 	orrs.w	r3, r9, r3
 800b6bc:	d102      	bne.n	800b6c4 <_printf_float+0x28c>
 800b6be:	6823      	ldr	r3, [r4, #0]
 800b6c0:	07d9      	lsls	r1, r3, #31
 800b6c2:	d5d7      	bpl.n	800b674 <_printf_float+0x23c>
 800b6c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6c8:	4631      	mov	r1, r6
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	47b8      	blx	r7
 800b6ce:	3001      	adds	r0, #1
 800b6d0:	f43f af0d 	beq.w	800b4ee <_printf_float+0xb6>
 800b6d4:	f04f 0a00 	mov.w	sl, #0
 800b6d8:	f104 0b1a 	add.w	fp, r4, #26
 800b6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6de:	425b      	negs	r3, r3
 800b6e0:	4553      	cmp	r3, sl
 800b6e2:	dc01      	bgt.n	800b6e8 <_printf_float+0x2b0>
 800b6e4:	464b      	mov	r3, r9
 800b6e6:	e793      	b.n	800b610 <_printf_float+0x1d8>
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	465a      	mov	r2, fp
 800b6ec:	4631      	mov	r1, r6
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	47b8      	blx	r7
 800b6f2:	3001      	adds	r0, #1
 800b6f4:	f43f aefb 	beq.w	800b4ee <_printf_float+0xb6>
 800b6f8:	f10a 0a01 	add.w	sl, sl, #1
 800b6fc:	e7ee      	b.n	800b6dc <_printf_float+0x2a4>
 800b6fe:	bf00      	nop
 800b700:	7fefffff 	.word	0x7fefffff
 800b704:	08010eac 	.word	0x08010eac
 800b708:	08010ea8 	.word	0x08010ea8
 800b70c:	08010eb4 	.word	0x08010eb4
 800b710:	08010eb0 	.word	0x08010eb0
 800b714:	08010eb8 	.word	0x08010eb8
 800b718:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b71a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b71e:	4553      	cmp	r3, sl
 800b720:	bfa8      	it	ge
 800b722:	4653      	movge	r3, sl
 800b724:	2b00      	cmp	r3, #0
 800b726:	4699      	mov	r9, r3
 800b728:	dc36      	bgt.n	800b798 <_printf_float+0x360>
 800b72a:	f04f 0b00 	mov.w	fp, #0
 800b72e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b732:	f104 021a 	add.w	r2, r4, #26
 800b736:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b738:	9306      	str	r3, [sp, #24]
 800b73a:	eba3 0309 	sub.w	r3, r3, r9
 800b73e:	455b      	cmp	r3, fp
 800b740:	dc31      	bgt.n	800b7a6 <_printf_float+0x36e>
 800b742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b744:	459a      	cmp	sl, r3
 800b746:	dc3a      	bgt.n	800b7be <_printf_float+0x386>
 800b748:	6823      	ldr	r3, [r4, #0]
 800b74a:	07da      	lsls	r2, r3, #31
 800b74c:	d437      	bmi.n	800b7be <_printf_float+0x386>
 800b74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b750:	ebaa 0903 	sub.w	r9, sl, r3
 800b754:	9b06      	ldr	r3, [sp, #24]
 800b756:	ebaa 0303 	sub.w	r3, sl, r3
 800b75a:	4599      	cmp	r9, r3
 800b75c:	bfa8      	it	ge
 800b75e:	4699      	movge	r9, r3
 800b760:	f1b9 0f00 	cmp.w	r9, #0
 800b764:	dc33      	bgt.n	800b7ce <_printf_float+0x396>
 800b766:	f04f 0800 	mov.w	r8, #0
 800b76a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b76e:	f104 0b1a 	add.w	fp, r4, #26
 800b772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b774:	ebaa 0303 	sub.w	r3, sl, r3
 800b778:	eba3 0309 	sub.w	r3, r3, r9
 800b77c:	4543      	cmp	r3, r8
 800b77e:	f77f af79 	ble.w	800b674 <_printf_float+0x23c>
 800b782:	2301      	movs	r3, #1
 800b784:	465a      	mov	r2, fp
 800b786:	4631      	mov	r1, r6
 800b788:	4628      	mov	r0, r5
 800b78a:	47b8      	blx	r7
 800b78c:	3001      	adds	r0, #1
 800b78e:	f43f aeae 	beq.w	800b4ee <_printf_float+0xb6>
 800b792:	f108 0801 	add.w	r8, r8, #1
 800b796:	e7ec      	b.n	800b772 <_printf_float+0x33a>
 800b798:	4642      	mov	r2, r8
 800b79a:	4631      	mov	r1, r6
 800b79c:	4628      	mov	r0, r5
 800b79e:	47b8      	blx	r7
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	d1c2      	bne.n	800b72a <_printf_float+0x2f2>
 800b7a4:	e6a3      	b.n	800b4ee <_printf_float+0xb6>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4631      	mov	r1, r6
 800b7aa:	4628      	mov	r0, r5
 800b7ac:	9206      	str	r2, [sp, #24]
 800b7ae:	47b8      	blx	r7
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	f43f ae9c 	beq.w	800b4ee <_printf_float+0xb6>
 800b7b6:	9a06      	ldr	r2, [sp, #24]
 800b7b8:	f10b 0b01 	add.w	fp, fp, #1
 800b7bc:	e7bb      	b.n	800b736 <_printf_float+0x2fe>
 800b7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	47b8      	blx	r7
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	d1c0      	bne.n	800b74e <_printf_float+0x316>
 800b7cc:	e68f      	b.n	800b4ee <_printf_float+0xb6>
 800b7ce:	9a06      	ldr	r2, [sp, #24]
 800b7d0:	464b      	mov	r3, r9
 800b7d2:	4442      	add	r2, r8
 800b7d4:	4631      	mov	r1, r6
 800b7d6:	4628      	mov	r0, r5
 800b7d8:	47b8      	blx	r7
 800b7da:	3001      	adds	r0, #1
 800b7dc:	d1c3      	bne.n	800b766 <_printf_float+0x32e>
 800b7de:	e686      	b.n	800b4ee <_printf_float+0xb6>
 800b7e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7e4:	f1ba 0f01 	cmp.w	sl, #1
 800b7e8:	dc01      	bgt.n	800b7ee <_printf_float+0x3b6>
 800b7ea:	07db      	lsls	r3, r3, #31
 800b7ec:	d536      	bpl.n	800b85c <_printf_float+0x424>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	4642      	mov	r2, r8
 800b7f2:	4631      	mov	r1, r6
 800b7f4:	4628      	mov	r0, r5
 800b7f6:	47b8      	blx	r7
 800b7f8:	3001      	adds	r0, #1
 800b7fa:	f43f ae78 	beq.w	800b4ee <_printf_float+0xb6>
 800b7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b802:	4631      	mov	r1, r6
 800b804:	4628      	mov	r0, r5
 800b806:	47b8      	blx	r7
 800b808:	3001      	adds	r0, #1
 800b80a:	f43f ae70 	beq.w	800b4ee <_printf_float+0xb6>
 800b80e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b812:	2200      	movs	r2, #0
 800b814:	2300      	movs	r3, #0
 800b816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b81a:	f7f5 f975 	bl	8000b08 <__aeabi_dcmpeq>
 800b81e:	b9c0      	cbnz	r0, 800b852 <_printf_float+0x41a>
 800b820:	4653      	mov	r3, sl
 800b822:	f108 0201 	add.w	r2, r8, #1
 800b826:	4631      	mov	r1, r6
 800b828:	4628      	mov	r0, r5
 800b82a:	47b8      	blx	r7
 800b82c:	3001      	adds	r0, #1
 800b82e:	d10c      	bne.n	800b84a <_printf_float+0x412>
 800b830:	e65d      	b.n	800b4ee <_printf_float+0xb6>
 800b832:	2301      	movs	r3, #1
 800b834:	465a      	mov	r2, fp
 800b836:	4631      	mov	r1, r6
 800b838:	4628      	mov	r0, r5
 800b83a:	47b8      	blx	r7
 800b83c:	3001      	adds	r0, #1
 800b83e:	f43f ae56 	beq.w	800b4ee <_printf_float+0xb6>
 800b842:	f108 0801 	add.w	r8, r8, #1
 800b846:	45d0      	cmp	r8, sl
 800b848:	dbf3      	blt.n	800b832 <_printf_float+0x3fa>
 800b84a:	464b      	mov	r3, r9
 800b84c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b850:	e6df      	b.n	800b612 <_printf_float+0x1da>
 800b852:	f04f 0800 	mov.w	r8, #0
 800b856:	f104 0b1a 	add.w	fp, r4, #26
 800b85a:	e7f4      	b.n	800b846 <_printf_float+0x40e>
 800b85c:	2301      	movs	r3, #1
 800b85e:	4642      	mov	r2, r8
 800b860:	e7e1      	b.n	800b826 <_printf_float+0x3ee>
 800b862:	2301      	movs	r3, #1
 800b864:	464a      	mov	r2, r9
 800b866:	4631      	mov	r1, r6
 800b868:	4628      	mov	r0, r5
 800b86a:	47b8      	blx	r7
 800b86c:	3001      	adds	r0, #1
 800b86e:	f43f ae3e 	beq.w	800b4ee <_printf_float+0xb6>
 800b872:	f108 0801 	add.w	r8, r8, #1
 800b876:	68e3      	ldr	r3, [r4, #12]
 800b878:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b87a:	1a5b      	subs	r3, r3, r1
 800b87c:	4543      	cmp	r3, r8
 800b87e:	dcf0      	bgt.n	800b862 <_printf_float+0x42a>
 800b880:	e6fc      	b.n	800b67c <_printf_float+0x244>
 800b882:	f04f 0800 	mov.w	r8, #0
 800b886:	f104 0919 	add.w	r9, r4, #25
 800b88a:	e7f4      	b.n	800b876 <_printf_float+0x43e>

0800b88c <_printf_common>:
 800b88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b890:	4616      	mov	r6, r2
 800b892:	4698      	mov	r8, r3
 800b894:	688a      	ldr	r2, [r1, #8]
 800b896:	690b      	ldr	r3, [r1, #16]
 800b898:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b89c:	4293      	cmp	r3, r2
 800b89e:	bfb8      	it	lt
 800b8a0:	4613      	movlt	r3, r2
 800b8a2:	6033      	str	r3, [r6, #0]
 800b8a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b8a8:	4607      	mov	r7, r0
 800b8aa:	460c      	mov	r4, r1
 800b8ac:	b10a      	cbz	r2, 800b8b2 <_printf_common+0x26>
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	6033      	str	r3, [r6, #0]
 800b8b2:	6823      	ldr	r3, [r4, #0]
 800b8b4:	0699      	lsls	r1, r3, #26
 800b8b6:	bf42      	ittt	mi
 800b8b8:	6833      	ldrmi	r3, [r6, #0]
 800b8ba:	3302      	addmi	r3, #2
 800b8bc:	6033      	strmi	r3, [r6, #0]
 800b8be:	6825      	ldr	r5, [r4, #0]
 800b8c0:	f015 0506 	ands.w	r5, r5, #6
 800b8c4:	d106      	bne.n	800b8d4 <_printf_common+0x48>
 800b8c6:	f104 0a19 	add.w	sl, r4, #25
 800b8ca:	68e3      	ldr	r3, [r4, #12]
 800b8cc:	6832      	ldr	r2, [r6, #0]
 800b8ce:	1a9b      	subs	r3, r3, r2
 800b8d0:	42ab      	cmp	r3, r5
 800b8d2:	dc26      	bgt.n	800b922 <_printf_common+0x96>
 800b8d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8d8:	6822      	ldr	r2, [r4, #0]
 800b8da:	3b00      	subs	r3, #0
 800b8dc:	bf18      	it	ne
 800b8de:	2301      	movne	r3, #1
 800b8e0:	0692      	lsls	r2, r2, #26
 800b8e2:	d42b      	bmi.n	800b93c <_printf_common+0xb0>
 800b8e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8e8:	4641      	mov	r1, r8
 800b8ea:	4638      	mov	r0, r7
 800b8ec:	47c8      	blx	r9
 800b8ee:	3001      	adds	r0, #1
 800b8f0:	d01e      	beq.n	800b930 <_printf_common+0xa4>
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	6922      	ldr	r2, [r4, #16]
 800b8f6:	f003 0306 	and.w	r3, r3, #6
 800b8fa:	2b04      	cmp	r3, #4
 800b8fc:	bf02      	ittt	eq
 800b8fe:	68e5      	ldreq	r5, [r4, #12]
 800b900:	6833      	ldreq	r3, [r6, #0]
 800b902:	1aed      	subeq	r5, r5, r3
 800b904:	68a3      	ldr	r3, [r4, #8]
 800b906:	bf0c      	ite	eq
 800b908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b90c:	2500      	movne	r5, #0
 800b90e:	4293      	cmp	r3, r2
 800b910:	bfc4      	itt	gt
 800b912:	1a9b      	subgt	r3, r3, r2
 800b914:	18ed      	addgt	r5, r5, r3
 800b916:	2600      	movs	r6, #0
 800b918:	341a      	adds	r4, #26
 800b91a:	42b5      	cmp	r5, r6
 800b91c:	d11a      	bne.n	800b954 <_printf_common+0xc8>
 800b91e:	2000      	movs	r0, #0
 800b920:	e008      	b.n	800b934 <_printf_common+0xa8>
 800b922:	2301      	movs	r3, #1
 800b924:	4652      	mov	r2, sl
 800b926:	4641      	mov	r1, r8
 800b928:	4638      	mov	r0, r7
 800b92a:	47c8      	blx	r9
 800b92c:	3001      	adds	r0, #1
 800b92e:	d103      	bne.n	800b938 <_printf_common+0xac>
 800b930:	f04f 30ff 	mov.w	r0, #4294967295
 800b934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b938:	3501      	adds	r5, #1
 800b93a:	e7c6      	b.n	800b8ca <_printf_common+0x3e>
 800b93c:	18e1      	adds	r1, r4, r3
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	2030      	movs	r0, #48	@ 0x30
 800b942:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b946:	4422      	add	r2, r4
 800b948:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b94c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b950:	3302      	adds	r3, #2
 800b952:	e7c7      	b.n	800b8e4 <_printf_common+0x58>
 800b954:	2301      	movs	r3, #1
 800b956:	4622      	mov	r2, r4
 800b958:	4641      	mov	r1, r8
 800b95a:	4638      	mov	r0, r7
 800b95c:	47c8      	blx	r9
 800b95e:	3001      	adds	r0, #1
 800b960:	d0e6      	beq.n	800b930 <_printf_common+0xa4>
 800b962:	3601      	adds	r6, #1
 800b964:	e7d9      	b.n	800b91a <_printf_common+0x8e>
	...

0800b968 <_printf_i>:
 800b968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b96c:	7e0f      	ldrb	r7, [r1, #24]
 800b96e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b970:	2f78      	cmp	r7, #120	@ 0x78
 800b972:	4691      	mov	r9, r2
 800b974:	4680      	mov	r8, r0
 800b976:	460c      	mov	r4, r1
 800b978:	469a      	mov	sl, r3
 800b97a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b97e:	d807      	bhi.n	800b990 <_printf_i+0x28>
 800b980:	2f62      	cmp	r7, #98	@ 0x62
 800b982:	d80a      	bhi.n	800b99a <_printf_i+0x32>
 800b984:	2f00      	cmp	r7, #0
 800b986:	f000 80d1 	beq.w	800bb2c <_printf_i+0x1c4>
 800b98a:	2f58      	cmp	r7, #88	@ 0x58
 800b98c:	f000 80b8 	beq.w	800bb00 <_printf_i+0x198>
 800b990:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b994:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b998:	e03a      	b.n	800ba10 <_printf_i+0xa8>
 800b99a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b99e:	2b15      	cmp	r3, #21
 800b9a0:	d8f6      	bhi.n	800b990 <_printf_i+0x28>
 800b9a2:	a101      	add	r1, pc, #4	@ (adr r1, 800b9a8 <_printf_i+0x40>)
 800b9a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9a8:	0800ba01 	.word	0x0800ba01
 800b9ac:	0800ba15 	.word	0x0800ba15
 800b9b0:	0800b991 	.word	0x0800b991
 800b9b4:	0800b991 	.word	0x0800b991
 800b9b8:	0800b991 	.word	0x0800b991
 800b9bc:	0800b991 	.word	0x0800b991
 800b9c0:	0800ba15 	.word	0x0800ba15
 800b9c4:	0800b991 	.word	0x0800b991
 800b9c8:	0800b991 	.word	0x0800b991
 800b9cc:	0800b991 	.word	0x0800b991
 800b9d0:	0800b991 	.word	0x0800b991
 800b9d4:	0800bb13 	.word	0x0800bb13
 800b9d8:	0800ba3f 	.word	0x0800ba3f
 800b9dc:	0800bacd 	.word	0x0800bacd
 800b9e0:	0800b991 	.word	0x0800b991
 800b9e4:	0800b991 	.word	0x0800b991
 800b9e8:	0800bb35 	.word	0x0800bb35
 800b9ec:	0800b991 	.word	0x0800b991
 800b9f0:	0800ba3f 	.word	0x0800ba3f
 800b9f4:	0800b991 	.word	0x0800b991
 800b9f8:	0800b991 	.word	0x0800b991
 800b9fc:	0800bad5 	.word	0x0800bad5
 800ba00:	6833      	ldr	r3, [r6, #0]
 800ba02:	1d1a      	adds	r2, r3, #4
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	6032      	str	r2, [r6, #0]
 800ba08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba10:	2301      	movs	r3, #1
 800ba12:	e09c      	b.n	800bb4e <_printf_i+0x1e6>
 800ba14:	6833      	ldr	r3, [r6, #0]
 800ba16:	6820      	ldr	r0, [r4, #0]
 800ba18:	1d19      	adds	r1, r3, #4
 800ba1a:	6031      	str	r1, [r6, #0]
 800ba1c:	0606      	lsls	r6, r0, #24
 800ba1e:	d501      	bpl.n	800ba24 <_printf_i+0xbc>
 800ba20:	681d      	ldr	r5, [r3, #0]
 800ba22:	e003      	b.n	800ba2c <_printf_i+0xc4>
 800ba24:	0645      	lsls	r5, r0, #25
 800ba26:	d5fb      	bpl.n	800ba20 <_printf_i+0xb8>
 800ba28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba2c:	2d00      	cmp	r5, #0
 800ba2e:	da03      	bge.n	800ba38 <_printf_i+0xd0>
 800ba30:	232d      	movs	r3, #45	@ 0x2d
 800ba32:	426d      	negs	r5, r5
 800ba34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba38:	4858      	ldr	r0, [pc, #352]	@ (800bb9c <_printf_i+0x234>)
 800ba3a:	230a      	movs	r3, #10
 800ba3c:	e011      	b.n	800ba62 <_printf_i+0xfa>
 800ba3e:	6821      	ldr	r1, [r4, #0]
 800ba40:	6833      	ldr	r3, [r6, #0]
 800ba42:	0608      	lsls	r0, r1, #24
 800ba44:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba48:	d402      	bmi.n	800ba50 <_printf_i+0xe8>
 800ba4a:	0649      	lsls	r1, r1, #25
 800ba4c:	bf48      	it	mi
 800ba4e:	b2ad      	uxthmi	r5, r5
 800ba50:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba52:	4852      	ldr	r0, [pc, #328]	@ (800bb9c <_printf_i+0x234>)
 800ba54:	6033      	str	r3, [r6, #0]
 800ba56:	bf14      	ite	ne
 800ba58:	230a      	movne	r3, #10
 800ba5a:	2308      	moveq	r3, #8
 800ba5c:	2100      	movs	r1, #0
 800ba5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba62:	6866      	ldr	r6, [r4, #4]
 800ba64:	60a6      	str	r6, [r4, #8]
 800ba66:	2e00      	cmp	r6, #0
 800ba68:	db05      	blt.n	800ba76 <_printf_i+0x10e>
 800ba6a:	6821      	ldr	r1, [r4, #0]
 800ba6c:	432e      	orrs	r6, r5
 800ba6e:	f021 0104 	bic.w	r1, r1, #4
 800ba72:	6021      	str	r1, [r4, #0]
 800ba74:	d04b      	beq.n	800bb0e <_printf_i+0x1a6>
 800ba76:	4616      	mov	r6, r2
 800ba78:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba7c:	fb03 5711 	mls	r7, r3, r1, r5
 800ba80:	5dc7      	ldrb	r7, [r0, r7]
 800ba82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba86:	462f      	mov	r7, r5
 800ba88:	42bb      	cmp	r3, r7
 800ba8a:	460d      	mov	r5, r1
 800ba8c:	d9f4      	bls.n	800ba78 <_printf_i+0x110>
 800ba8e:	2b08      	cmp	r3, #8
 800ba90:	d10b      	bne.n	800baaa <_printf_i+0x142>
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	07df      	lsls	r7, r3, #31
 800ba96:	d508      	bpl.n	800baaa <_printf_i+0x142>
 800ba98:	6923      	ldr	r3, [r4, #16]
 800ba9a:	6861      	ldr	r1, [r4, #4]
 800ba9c:	4299      	cmp	r1, r3
 800ba9e:	bfde      	ittt	le
 800baa0:	2330      	movle	r3, #48	@ 0x30
 800baa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800baa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800baaa:	1b92      	subs	r2, r2, r6
 800baac:	6122      	str	r2, [r4, #16]
 800baae:	f8cd a000 	str.w	sl, [sp]
 800bab2:	464b      	mov	r3, r9
 800bab4:	aa03      	add	r2, sp, #12
 800bab6:	4621      	mov	r1, r4
 800bab8:	4640      	mov	r0, r8
 800baba:	f7ff fee7 	bl	800b88c <_printf_common>
 800babe:	3001      	adds	r0, #1
 800bac0:	d14a      	bne.n	800bb58 <_printf_i+0x1f0>
 800bac2:	f04f 30ff 	mov.w	r0, #4294967295
 800bac6:	b004      	add	sp, #16
 800bac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bacc:	6823      	ldr	r3, [r4, #0]
 800bace:	f043 0320 	orr.w	r3, r3, #32
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	4832      	ldr	r0, [pc, #200]	@ (800bba0 <_printf_i+0x238>)
 800bad6:	2778      	movs	r7, #120	@ 0x78
 800bad8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800badc:	6823      	ldr	r3, [r4, #0]
 800bade:	6831      	ldr	r1, [r6, #0]
 800bae0:	061f      	lsls	r7, r3, #24
 800bae2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bae6:	d402      	bmi.n	800baee <_printf_i+0x186>
 800bae8:	065f      	lsls	r7, r3, #25
 800baea:	bf48      	it	mi
 800baec:	b2ad      	uxthmi	r5, r5
 800baee:	6031      	str	r1, [r6, #0]
 800baf0:	07d9      	lsls	r1, r3, #31
 800baf2:	bf44      	itt	mi
 800baf4:	f043 0320 	orrmi.w	r3, r3, #32
 800baf8:	6023      	strmi	r3, [r4, #0]
 800bafa:	b11d      	cbz	r5, 800bb04 <_printf_i+0x19c>
 800bafc:	2310      	movs	r3, #16
 800bafe:	e7ad      	b.n	800ba5c <_printf_i+0xf4>
 800bb00:	4826      	ldr	r0, [pc, #152]	@ (800bb9c <_printf_i+0x234>)
 800bb02:	e7e9      	b.n	800bad8 <_printf_i+0x170>
 800bb04:	6823      	ldr	r3, [r4, #0]
 800bb06:	f023 0320 	bic.w	r3, r3, #32
 800bb0a:	6023      	str	r3, [r4, #0]
 800bb0c:	e7f6      	b.n	800bafc <_printf_i+0x194>
 800bb0e:	4616      	mov	r6, r2
 800bb10:	e7bd      	b.n	800ba8e <_printf_i+0x126>
 800bb12:	6833      	ldr	r3, [r6, #0]
 800bb14:	6825      	ldr	r5, [r4, #0]
 800bb16:	6961      	ldr	r1, [r4, #20]
 800bb18:	1d18      	adds	r0, r3, #4
 800bb1a:	6030      	str	r0, [r6, #0]
 800bb1c:	062e      	lsls	r6, r5, #24
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	d501      	bpl.n	800bb26 <_printf_i+0x1be>
 800bb22:	6019      	str	r1, [r3, #0]
 800bb24:	e002      	b.n	800bb2c <_printf_i+0x1c4>
 800bb26:	0668      	lsls	r0, r5, #25
 800bb28:	d5fb      	bpl.n	800bb22 <_printf_i+0x1ba>
 800bb2a:	8019      	strh	r1, [r3, #0]
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	6123      	str	r3, [r4, #16]
 800bb30:	4616      	mov	r6, r2
 800bb32:	e7bc      	b.n	800baae <_printf_i+0x146>
 800bb34:	6833      	ldr	r3, [r6, #0]
 800bb36:	1d1a      	adds	r2, r3, #4
 800bb38:	6032      	str	r2, [r6, #0]
 800bb3a:	681e      	ldr	r6, [r3, #0]
 800bb3c:	6862      	ldr	r2, [r4, #4]
 800bb3e:	2100      	movs	r1, #0
 800bb40:	4630      	mov	r0, r6
 800bb42:	f7f4 fb65 	bl	8000210 <memchr>
 800bb46:	b108      	cbz	r0, 800bb4c <_printf_i+0x1e4>
 800bb48:	1b80      	subs	r0, r0, r6
 800bb4a:	6060      	str	r0, [r4, #4]
 800bb4c:	6863      	ldr	r3, [r4, #4]
 800bb4e:	6123      	str	r3, [r4, #16]
 800bb50:	2300      	movs	r3, #0
 800bb52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb56:	e7aa      	b.n	800baae <_printf_i+0x146>
 800bb58:	6923      	ldr	r3, [r4, #16]
 800bb5a:	4632      	mov	r2, r6
 800bb5c:	4649      	mov	r1, r9
 800bb5e:	4640      	mov	r0, r8
 800bb60:	47d0      	blx	sl
 800bb62:	3001      	adds	r0, #1
 800bb64:	d0ad      	beq.n	800bac2 <_printf_i+0x15a>
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	079b      	lsls	r3, r3, #30
 800bb6a:	d413      	bmi.n	800bb94 <_printf_i+0x22c>
 800bb6c:	68e0      	ldr	r0, [r4, #12]
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	4298      	cmp	r0, r3
 800bb72:	bfb8      	it	lt
 800bb74:	4618      	movlt	r0, r3
 800bb76:	e7a6      	b.n	800bac6 <_printf_i+0x15e>
 800bb78:	2301      	movs	r3, #1
 800bb7a:	4632      	mov	r2, r6
 800bb7c:	4649      	mov	r1, r9
 800bb7e:	4640      	mov	r0, r8
 800bb80:	47d0      	blx	sl
 800bb82:	3001      	adds	r0, #1
 800bb84:	d09d      	beq.n	800bac2 <_printf_i+0x15a>
 800bb86:	3501      	adds	r5, #1
 800bb88:	68e3      	ldr	r3, [r4, #12]
 800bb8a:	9903      	ldr	r1, [sp, #12]
 800bb8c:	1a5b      	subs	r3, r3, r1
 800bb8e:	42ab      	cmp	r3, r5
 800bb90:	dcf2      	bgt.n	800bb78 <_printf_i+0x210>
 800bb92:	e7eb      	b.n	800bb6c <_printf_i+0x204>
 800bb94:	2500      	movs	r5, #0
 800bb96:	f104 0619 	add.w	r6, r4, #25
 800bb9a:	e7f5      	b.n	800bb88 <_printf_i+0x220>
 800bb9c:	08010eba 	.word	0x08010eba
 800bba0:	08010ecb 	.word	0x08010ecb

0800bba4 <std>:
 800bba4:	2300      	movs	r3, #0
 800bba6:	b510      	push	{r4, lr}
 800bba8:	4604      	mov	r4, r0
 800bbaa:	e9c0 3300 	strd	r3, r3, [r0]
 800bbae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbb2:	6083      	str	r3, [r0, #8]
 800bbb4:	8181      	strh	r1, [r0, #12]
 800bbb6:	6643      	str	r3, [r0, #100]	@ 0x64
 800bbb8:	81c2      	strh	r2, [r0, #14]
 800bbba:	6183      	str	r3, [r0, #24]
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	2208      	movs	r2, #8
 800bbc0:	305c      	adds	r0, #92	@ 0x5c
 800bbc2:	f000 f94c 	bl	800be5e <memset>
 800bbc6:	4b0d      	ldr	r3, [pc, #52]	@ (800bbfc <std+0x58>)
 800bbc8:	6263      	str	r3, [r4, #36]	@ 0x24
 800bbca:	4b0d      	ldr	r3, [pc, #52]	@ (800bc00 <std+0x5c>)
 800bbcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bbce:	4b0d      	ldr	r3, [pc, #52]	@ (800bc04 <std+0x60>)
 800bbd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bbd2:	4b0d      	ldr	r3, [pc, #52]	@ (800bc08 <std+0x64>)
 800bbd4:	6323      	str	r3, [r4, #48]	@ 0x30
 800bbd6:	4b0d      	ldr	r3, [pc, #52]	@ (800bc0c <std+0x68>)
 800bbd8:	6224      	str	r4, [r4, #32]
 800bbda:	429c      	cmp	r4, r3
 800bbdc:	d006      	beq.n	800bbec <std+0x48>
 800bbde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bbe2:	4294      	cmp	r4, r2
 800bbe4:	d002      	beq.n	800bbec <std+0x48>
 800bbe6:	33d0      	adds	r3, #208	@ 0xd0
 800bbe8:	429c      	cmp	r4, r3
 800bbea:	d105      	bne.n	800bbf8 <std+0x54>
 800bbec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bbf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbf4:	f000 b9c2 	b.w	800bf7c <__retarget_lock_init_recursive>
 800bbf8:	bd10      	pop	{r4, pc}
 800bbfa:	bf00      	nop
 800bbfc:	0800bdd9 	.word	0x0800bdd9
 800bc00:	0800bdfb 	.word	0x0800bdfb
 800bc04:	0800be33 	.word	0x0800be33
 800bc08:	0800be57 	.word	0x0800be57
 800bc0c:	20000de0 	.word	0x20000de0

0800bc10 <stdio_exit_handler>:
 800bc10:	4a02      	ldr	r2, [pc, #8]	@ (800bc1c <stdio_exit_handler+0xc>)
 800bc12:	4903      	ldr	r1, [pc, #12]	@ (800bc20 <stdio_exit_handler+0x10>)
 800bc14:	4803      	ldr	r0, [pc, #12]	@ (800bc24 <stdio_exit_handler+0x14>)
 800bc16:	f000 b869 	b.w	800bcec <_fwalk_sglue>
 800bc1a:	bf00      	nop
 800bc1c:	200000b8 	.word	0x200000b8
 800bc20:	0800d8fd 	.word	0x0800d8fd
 800bc24:	200000c8 	.word	0x200000c8

0800bc28 <cleanup_stdio>:
 800bc28:	6841      	ldr	r1, [r0, #4]
 800bc2a:	4b0c      	ldr	r3, [pc, #48]	@ (800bc5c <cleanup_stdio+0x34>)
 800bc2c:	4299      	cmp	r1, r3
 800bc2e:	b510      	push	{r4, lr}
 800bc30:	4604      	mov	r4, r0
 800bc32:	d001      	beq.n	800bc38 <cleanup_stdio+0x10>
 800bc34:	f001 fe62 	bl	800d8fc <_fflush_r>
 800bc38:	68a1      	ldr	r1, [r4, #8]
 800bc3a:	4b09      	ldr	r3, [pc, #36]	@ (800bc60 <cleanup_stdio+0x38>)
 800bc3c:	4299      	cmp	r1, r3
 800bc3e:	d002      	beq.n	800bc46 <cleanup_stdio+0x1e>
 800bc40:	4620      	mov	r0, r4
 800bc42:	f001 fe5b 	bl	800d8fc <_fflush_r>
 800bc46:	68e1      	ldr	r1, [r4, #12]
 800bc48:	4b06      	ldr	r3, [pc, #24]	@ (800bc64 <cleanup_stdio+0x3c>)
 800bc4a:	4299      	cmp	r1, r3
 800bc4c:	d004      	beq.n	800bc58 <cleanup_stdio+0x30>
 800bc4e:	4620      	mov	r0, r4
 800bc50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc54:	f001 be52 	b.w	800d8fc <_fflush_r>
 800bc58:	bd10      	pop	{r4, pc}
 800bc5a:	bf00      	nop
 800bc5c:	20000de0 	.word	0x20000de0
 800bc60:	20000e48 	.word	0x20000e48
 800bc64:	20000eb0 	.word	0x20000eb0

0800bc68 <global_stdio_init.part.0>:
 800bc68:	b510      	push	{r4, lr}
 800bc6a:	4b0b      	ldr	r3, [pc, #44]	@ (800bc98 <global_stdio_init.part.0+0x30>)
 800bc6c:	4c0b      	ldr	r4, [pc, #44]	@ (800bc9c <global_stdio_init.part.0+0x34>)
 800bc6e:	4a0c      	ldr	r2, [pc, #48]	@ (800bca0 <global_stdio_init.part.0+0x38>)
 800bc70:	601a      	str	r2, [r3, #0]
 800bc72:	4620      	mov	r0, r4
 800bc74:	2200      	movs	r2, #0
 800bc76:	2104      	movs	r1, #4
 800bc78:	f7ff ff94 	bl	800bba4 <std>
 800bc7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bc80:	2201      	movs	r2, #1
 800bc82:	2109      	movs	r1, #9
 800bc84:	f7ff ff8e 	bl	800bba4 <std>
 800bc88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bc8c:	2202      	movs	r2, #2
 800bc8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc92:	2112      	movs	r1, #18
 800bc94:	f7ff bf86 	b.w	800bba4 <std>
 800bc98:	20000f18 	.word	0x20000f18
 800bc9c:	20000de0 	.word	0x20000de0
 800bca0:	0800bc11 	.word	0x0800bc11

0800bca4 <__sfp_lock_acquire>:
 800bca4:	4801      	ldr	r0, [pc, #4]	@ (800bcac <__sfp_lock_acquire+0x8>)
 800bca6:	f000 b96a 	b.w	800bf7e <__retarget_lock_acquire_recursive>
 800bcaa:	bf00      	nop
 800bcac:	20000f21 	.word	0x20000f21

0800bcb0 <__sfp_lock_release>:
 800bcb0:	4801      	ldr	r0, [pc, #4]	@ (800bcb8 <__sfp_lock_release+0x8>)
 800bcb2:	f000 b965 	b.w	800bf80 <__retarget_lock_release_recursive>
 800bcb6:	bf00      	nop
 800bcb8:	20000f21 	.word	0x20000f21

0800bcbc <__sinit>:
 800bcbc:	b510      	push	{r4, lr}
 800bcbe:	4604      	mov	r4, r0
 800bcc0:	f7ff fff0 	bl	800bca4 <__sfp_lock_acquire>
 800bcc4:	6a23      	ldr	r3, [r4, #32]
 800bcc6:	b11b      	cbz	r3, 800bcd0 <__sinit+0x14>
 800bcc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bccc:	f7ff bff0 	b.w	800bcb0 <__sfp_lock_release>
 800bcd0:	4b04      	ldr	r3, [pc, #16]	@ (800bce4 <__sinit+0x28>)
 800bcd2:	6223      	str	r3, [r4, #32]
 800bcd4:	4b04      	ldr	r3, [pc, #16]	@ (800bce8 <__sinit+0x2c>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d1f5      	bne.n	800bcc8 <__sinit+0xc>
 800bcdc:	f7ff ffc4 	bl	800bc68 <global_stdio_init.part.0>
 800bce0:	e7f2      	b.n	800bcc8 <__sinit+0xc>
 800bce2:	bf00      	nop
 800bce4:	0800bc29 	.word	0x0800bc29
 800bce8:	20000f18 	.word	0x20000f18

0800bcec <_fwalk_sglue>:
 800bcec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcf0:	4607      	mov	r7, r0
 800bcf2:	4688      	mov	r8, r1
 800bcf4:	4614      	mov	r4, r2
 800bcf6:	2600      	movs	r6, #0
 800bcf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bcfc:	f1b9 0901 	subs.w	r9, r9, #1
 800bd00:	d505      	bpl.n	800bd0e <_fwalk_sglue+0x22>
 800bd02:	6824      	ldr	r4, [r4, #0]
 800bd04:	2c00      	cmp	r4, #0
 800bd06:	d1f7      	bne.n	800bcf8 <_fwalk_sglue+0xc>
 800bd08:	4630      	mov	r0, r6
 800bd0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd0e:	89ab      	ldrh	r3, [r5, #12]
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d907      	bls.n	800bd24 <_fwalk_sglue+0x38>
 800bd14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd18:	3301      	adds	r3, #1
 800bd1a:	d003      	beq.n	800bd24 <_fwalk_sglue+0x38>
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	4638      	mov	r0, r7
 800bd20:	47c0      	blx	r8
 800bd22:	4306      	orrs	r6, r0
 800bd24:	3568      	adds	r5, #104	@ 0x68
 800bd26:	e7e9      	b.n	800bcfc <_fwalk_sglue+0x10>

0800bd28 <sniprintf>:
 800bd28:	b40c      	push	{r2, r3}
 800bd2a:	b530      	push	{r4, r5, lr}
 800bd2c:	4b18      	ldr	r3, [pc, #96]	@ (800bd90 <sniprintf+0x68>)
 800bd2e:	1e0c      	subs	r4, r1, #0
 800bd30:	681d      	ldr	r5, [r3, #0]
 800bd32:	b09d      	sub	sp, #116	@ 0x74
 800bd34:	da08      	bge.n	800bd48 <sniprintf+0x20>
 800bd36:	238b      	movs	r3, #139	@ 0x8b
 800bd38:	602b      	str	r3, [r5, #0]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3e:	b01d      	add	sp, #116	@ 0x74
 800bd40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd44:	b002      	add	sp, #8
 800bd46:	4770      	bx	lr
 800bd48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bd4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bd50:	f04f 0300 	mov.w	r3, #0
 800bd54:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bd56:	bf14      	ite	ne
 800bd58:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd5c:	4623      	moveq	r3, r4
 800bd5e:	9304      	str	r3, [sp, #16]
 800bd60:	9307      	str	r3, [sp, #28]
 800bd62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bd66:	9002      	str	r0, [sp, #8]
 800bd68:	9006      	str	r0, [sp, #24]
 800bd6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bd6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd70:	ab21      	add	r3, sp, #132	@ 0x84
 800bd72:	a902      	add	r1, sp, #8
 800bd74:	4628      	mov	r0, r5
 800bd76:	9301      	str	r3, [sp, #4]
 800bd78:	f001 fc40 	bl	800d5fc <_svfiprintf_r>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	bfbc      	itt	lt
 800bd80:	238b      	movlt	r3, #139	@ 0x8b
 800bd82:	602b      	strlt	r3, [r5, #0]
 800bd84:	2c00      	cmp	r4, #0
 800bd86:	d0da      	beq.n	800bd3e <sniprintf+0x16>
 800bd88:	9b02      	ldr	r3, [sp, #8]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	701a      	strb	r2, [r3, #0]
 800bd8e:	e7d6      	b.n	800bd3e <sniprintf+0x16>
 800bd90:	200000c4 	.word	0x200000c4

0800bd94 <siprintf>:
 800bd94:	b40e      	push	{r1, r2, r3}
 800bd96:	b510      	push	{r4, lr}
 800bd98:	b09d      	sub	sp, #116	@ 0x74
 800bd9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bd9c:	9002      	str	r0, [sp, #8]
 800bd9e:	9006      	str	r0, [sp, #24]
 800bda0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bda4:	480a      	ldr	r0, [pc, #40]	@ (800bdd0 <siprintf+0x3c>)
 800bda6:	9107      	str	r1, [sp, #28]
 800bda8:	9104      	str	r1, [sp, #16]
 800bdaa:	490a      	ldr	r1, [pc, #40]	@ (800bdd4 <siprintf+0x40>)
 800bdac:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdb0:	9105      	str	r1, [sp, #20]
 800bdb2:	2400      	movs	r4, #0
 800bdb4:	a902      	add	r1, sp, #8
 800bdb6:	6800      	ldr	r0, [r0, #0]
 800bdb8:	9301      	str	r3, [sp, #4]
 800bdba:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bdbc:	f001 fc1e 	bl	800d5fc <_svfiprintf_r>
 800bdc0:	9b02      	ldr	r3, [sp, #8]
 800bdc2:	701c      	strb	r4, [r3, #0]
 800bdc4:	b01d      	add	sp, #116	@ 0x74
 800bdc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdca:	b003      	add	sp, #12
 800bdcc:	4770      	bx	lr
 800bdce:	bf00      	nop
 800bdd0:	200000c4 	.word	0x200000c4
 800bdd4:	ffff0208 	.word	0xffff0208

0800bdd8 <__sread>:
 800bdd8:	b510      	push	{r4, lr}
 800bdda:	460c      	mov	r4, r1
 800bddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bde0:	f000 f87e 	bl	800bee0 <_read_r>
 800bde4:	2800      	cmp	r0, #0
 800bde6:	bfab      	itete	ge
 800bde8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bdea:	89a3      	ldrhlt	r3, [r4, #12]
 800bdec:	181b      	addge	r3, r3, r0
 800bdee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bdf2:	bfac      	ite	ge
 800bdf4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bdf6:	81a3      	strhlt	r3, [r4, #12]
 800bdf8:	bd10      	pop	{r4, pc}

0800bdfa <__swrite>:
 800bdfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdfe:	461f      	mov	r7, r3
 800be00:	898b      	ldrh	r3, [r1, #12]
 800be02:	05db      	lsls	r3, r3, #23
 800be04:	4605      	mov	r5, r0
 800be06:	460c      	mov	r4, r1
 800be08:	4616      	mov	r6, r2
 800be0a:	d505      	bpl.n	800be18 <__swrite+0x1e>
 800be0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be10:	2302      	movs	r3, #2
 800be12:	2200      	movs	r2, #0
 800be14:	f000 f852 	bl	800bebc <_lseek_r>
 800be18:	89a3      	ldrh	r3, [r4, #12]
 800be1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be22:	81a3      	strh	r3, [r4, #12]
 800be24:	4632      	mov	r2, r6
 800be26:	463b      	mov	r3, r7
 800be28:	4628      	mov	r0, r5
 800be2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be2e:	f000 b869 	b.w	800bf04 <_write_r>

0800be32 <__sseek>:
 800be32:	b510      	push	{r4, lr}
 800be34:	460c      	mov	r4, r1
 800be36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be3a:	f000 f83f 	bl	800bebc <_lseek_r>
 800be3e:	1c43      	adds	r3, r0, #1
 800be40:	89a3      	ldrh	r3, [r4, #12]
 800be42:	bf15      	itete	ne
 800be44:	6560      	strne	r0, [r4, #84]	@ 0x54
 800be46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800be4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800be4e:	81a3      	strheq	r3, [r4, #12]
 800be50:	bf18      	it	ne
 800be52:	81a3      	strhne	r3, [r4, #12]
 800be54:	bd10      	pop	{r4, pc}

0800be56 <__sclose>:
 800be56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be5a:	f000 b81f 	b.w	800be9c <_close_r>

0800be5e <memset>:
 800be5e:	4402      	add	r2, r0
 800be60:	4603      	mov	r3, r0
 800be62:	4293      	cmp	r3, r2
 800be64:	d100      	bne.n	800be68 <memset+0xa>
 800be66:	4770      	bx	lr
 800be68:	f803 1b01 	strb.w	r1, [r3], #1
 800be6c:	e7f9      	b.n	800be62 <memset+0x4>

0800be6e <strncpy>:
 800be6e:	b510      	push	{r4, lr}
 800be70:	3901      	subs	r1, #1
 800be72:	4603      	mov	r3, r0
 800be74:	b132      	cbz	r2, 800be84 <strncpy+0x16>
 800be76:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800be7a:	f803 4b01 	strb.w	r4, [r3], #1
 800be7e:	3a01      	subs	r2, #1
 800be80:	2c00      	cmp	r4, #0
 800be82:	d1f7      	bne.n	800be74 <strncpy+0x6>
 800be84:	441a      	add	r2, r3
 800be86:	2100      	movs	r1, #0
 800be88:	4293      	cmp	r3, r2
 800be8a:	d100      	bne.n	800be8e <strncpy+0x20>
 800be8c:	bd10      	pop	{r4, pc}
 800be8e:	f803 1b01 	strb.w	r1, [r3], #1
 800be92:	e7f9      	b.n	800be88 <strncpy+0x1a>

0800be94 <_localeconv_r>:
 800be94:	4800      	ldr	r0, [pc, #0]	@ (800be98 <_localeconv_r+0x4>)
 800be96:	4770      	bx	lr
 800be98:	20000204 	.word	0x20000204

0800be9c <_close_r>:
 800be9c:	b538      	push	{r3, r4, r5, lr}
 800be9e:	4d06      	ldr	r5, [pc, #24]	@ (800beb8 <_close_r+0x1c>)
 800bea0:	2300      	movs	r3, #0
 800bea2:	4604      	mov	r4, r0
 800bea4:	4608      	mov	r0, r1
 800bea6:	602b      	str	r3, [r5, #0]
 800bea8:	f7f8 fa9a 	bl	80043e0 <_close>
 800beac:	1c43      	adds	r3, r0, #1
 800beae:	d102      	bne.n	800beb6 <_close_r+0x1a>
 800beb0:	682b      	ldr	r3, [r5, #0]
 800beb2:	b103      	cbz	r3, 800beb6 <_close_r+0x1a>
 800beb4:	6023      	str	r3, [r4, #0]
 800beb6:	bd38      	pop	{r3, r4, r5, pc}
 800beb8:	20000f1c 	.word	0x20000f1c

0800bebc <_lseek_r>:
 800bebc:	b538      	push	{r3, r4, r5, lr}
 800bebe:	4d07      	ldr	r5, [pc, #28]	@ (800bedc <_lseek_r+0x20>)
 800bec0:	4604      	mov	r4, r0
 800bec2:	4608      	mov	r0, r1
 800bec4:	4611      	mov	r1, r2
 800bec6:	2200      	movs	r2, #0
 800bec8:	602a      	str	r2, [r5, #0]
 800beca:	461a      	mov	r2, r3
 800becc:	f7f8 faaf 	bl	800442e <_lseek>
 800bed0:	1c43      	adds	r3, r0, #1
 800bed2:	d102      	bne.n	800beda <_lseek_r+0x1e>
 800bed4:	682b      	ldr	r3, [r5, #0]
 800bed6:	b103      	cbz	r3, 800beda <_lseek_r+0x1e>
 800bed8:	6023      	str	r3, [r4, #0]
 800beda:	bd38      	pop	{r3, r4, r5, pc}
 800bedc:	20000f1c 	.word	0x20000f1c

0800bee0 <_read_r>:
 800bee0:	b538      	push	{r3, r4, r5, lr}
 800bee2:	4d07      	ldr	r5, [pc, #28]	@ (800bf00 <_read_r+0x20>)
 800bee4:	4604      	mov	r4, r0
 800bee6:	4608      	mov	r0, r1
 800bee8:	4611      	mov	r1, r2
 800beea:	2200      	movs	r2, #0
 800beec:	602a      	str	r2, [r5, #0]
 800beee:	461a      	mov	r2, r3
 800bef0:	f7f8 fa3d 	bl	800436e <_read>
 800bef4:	1c43      	adds	r3, r0, #1
 800bef6:	d102      	bne.n	800befe <_read_r+0x1e>
 800bef8:	682b      	ldr	r3, [r5, #0]
 800befa:	b103      	cbz	r3, 800befe <_read_r+0x1e>
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	bd38      	pop	{r3, r4, r5, pc}
 800bf00:	20000f1c 	.word	0x20000f1c

0800bf04 <_write_r>:
 800bf04:	b538      	push	{r3, r4, r5, lr}
 800bf06:	4d07      	ldr	r5, [pc, #28]	@ (800bf24 <_write_r+0x20>)
 800bf08:	4604      	mov	r4, r0
 800bf0a:	4608      	mov	r0, r1
 800bf0c:	4611      	mov	r1, r2
 800bf0e:	2200      	movs	r2, #0
 800bf10:	602a      	str	r2, [r5, #0]
 800bf12:	461a      	mov	r2, r3
 800bf14:	f7f8 fa48 	bl	80043a8 <_write>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_write_r+0x1e>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_write_r+0x1e>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	20000f1c 	.word	0x20000f1c

0800bf28 <__errno>:
 800bf28:	4b01      	ldr	r3, [pc, #4]	@ (800bf30 <__errno+0x8>)
 800bf2a:	6818      	ldr	r0, [r3, #0]
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	200000c4 	.word	0x200000c4

0800bf34 <__libc_init_array>:
 800bf34:	b570      	push	{r4, r5, r6, lr}
 800bf36:	4d0d      	ldr	r5, [pc, #52]	@ (800bf6c <__libc_init_array+0x38>)
 800bf38:	4c0d      	ldr	r4, [pc, #52]	@ (800bf70 <__libc_init_array+0x3c>)
 800bf3a:	1b64      	subs	r4, r4, r5
 800bf3c:	10a4      	asrs	r4, r4, #2
 800bf3e:	2600      	movs	r6, #0
 800bf40:	42a6      	cmp	r6, r4
 800bf42:	d109      	bne.n	800bf58 <__libc_init_array+0x24>
 800bf44:	4d0b      	ldr	r5, [pc, #44]	@ (800bf74 <__libc_init_array+0x40>)
 800bf46:	4c0c      	ldr	r4, [pc, #48]	@ (800bf78 <__libc_init_array+0x44>)
 800bf48:	f002 f904 	bl	800e154 <_init>
 800bf4c:	1b64      	subs	r4, r4, r5
 800bf4e:	10a4      	asrs	r4, r4, #2
 800bf50:	2600      	movs	r6, #0
 800bf52:	42a6      	cmp	r6, r4
 800bf54:	d105      	bne.n	800bf62 <__libc_init_array+0x2e>
 800bf56:	bd70      	pop	{r4, r5, r6, pc}
 800bf58:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf5c:	4798      	blx	r3
 800bf5e:	3601      	adds	r6, #1
 800bf60:	e7ee      	b.n	800bf40 <__libc_init_array+0xc>
 800bf62:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf66:	4798      	blx	r3
 800bf68:	3601      	adds	r6, #1
 800bf6a:	e7f2      	b.n	800bf52 <__libc_init_array+0x1e>
 800bf6c:	08011224 	.word	0x08011224
 800bf70:	08011224 	.word	0x08011224
 800bf74:	08011224 	.word	0x08011224
 800bf78:	08011228 	.word	0x08011228

0800bf7c <__retarget_lock_init_recursive>:
 800bf7c:	4770      	bx	lr

0800bf7e <__retarget_lock_acquire_recursive>:
 800bf7e:	4770      	bx	lr

0800bf80 <__retarget_lock_release_recursive>:
 800bf80:	4770      	bx	lr

0800bf82 <memcpy>:
 800bf82:	440a      	add	r2, r1
 800bf84:	4291      	cmp	r1, r2
 800bf86:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf8a:	d100      	bne.n	800bf8e <memcpy+0xc>
 800bf8c:	4770      	bx	lr
 800bf8e:	b510      	push	{r4, lr}
 800bf90:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf94:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf98:	4291      	cmp	r1, r2
 800bf9a:	d1f9      	bne.n	800bf90 <memcpy+0xe>
 800bf9c:	bd10      	pop	{r4, pc}

0800bf9e <quorem>:
 800bf9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa2:	6903      	ldr	r3, [r0, #16]
 800bfa4:	690c      	ldr	r4, [r1, #16]
 800bfa6:	42a3      	cmp	r3, r4
 800bfa8:	4607      	mov	r7, r0
 800bfaa:	db7e      	blt.n	800c0aa <quorem+0x10c>
 800bfac:	3c01      	subs	r4, #1
 800bfae:	f101 0814 	add.w	r8, r1, #20
 800bfb2:	00a3      	lsls	r3, r4, #2
 800bfb4:	f100 0514 	add.w	r5, r0, #20
 800bfb8:	9300      	str	r3, [sp, #0]
 800bfba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfbe:	9301      	str	r3, [sp, #4]
 800bfc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfc8:	3301      	adds	r3, #1
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfd0:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfd4:	d32e      	bcc.n	800c034 <quorem+0x96>
 800bfd6:	f04f 0a00 	mov.w	sl, #0
 800bfda:	46c4      	mov	ip, r8
 800bfdc:	46ae      	mov	lr, r5
 800bfde:	46d3      	mov	fp, sl
 800bfe0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bfe4:	b298      	uxth	r0, r3
 800bfe6:	fb06 a000 	mla	r0, r6, r0, sl
 800bfea:	0c02      	lsrs	r2, r0, #16
 800bfec:	0c1b      	lsrs	r3, r3, #16
 800bfee:	fb06 2303 	mla	r3, r6, r3, r2
 800bff2:	f8de 2000 	ldr.w	r2, [lr]
 800bff6:	b280      	uxth	r0, r0
 800bff8:	b292      	uxth	r2, r2
 800bffa:	1a12      	subs	r2, r2, r0
 800bffc:	445a      	add	r2, fp
 800bffe:	f8de 0000 	ldr.w	r0, [lr]
 800c002:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c006:	b29b      	uxth	r3, r3
 800c008:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c00c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c010:	b292      	uxth	r2, r2
 800c012:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c016:	45e1      	cmp	r9, ip
 800c018:	f84e 2b04 	str.w	r2, [lr], #4
 800c01c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c020:	d2de      	bcs.n	800bfe0 <quorem+0x42>
 800c022:	9b00      	ldr	r3, [sp, #0]
 800c024:	58eb      	ldr	r3, [r5, r3]
 800c026:	b92b      	cbnz	r3, 800c034 <quorem+0x96>
 800c028:	9b01      	ldr	r3, [sp, #4]
 800c02a:	3b04      	subs	r3, #4
 800c02c:	429d      	cmp	r5, r3
 800c02e:	461a      	mov	r2, r3
 800c030:	d32f      	bcc.n	800c092 <quorem+0xf4>
 800c032:	613c      	str	r4, [r7, #16]
 800c034:	4638      	mov	r0, r7
 800c036:	f001 f97d 	bl	800d334 <__mcmp>
 800c03a:	2800      	cmp	r0, #0
 800c03c:	db25      	blt.n	800c08a <quorem+0xec>
 800c03e:	4629      	mov	r1, r5
 800c040:	2000      	movs	r0, #0
 800c042:	f858 2b04 	ldr.w	r2, [r8], #4
 800c046:	f8d1 c000 	ldr.w	ip, [r1]
 800c04a:	fa1f fe82 	uxth.w	lr, r2
 800c04e:	fa1f f38c 	uxth.w	r3, ip
 800c052:	eba3 030e 	sub.w	r3, r3, lr
 800c056:	4403      	add	r3, r0
 800c058:	0c12      	lsrs	r2, r2, #16
 800c05a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c05e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c062:	b29b      	uxth	r3, r3
 800c064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c068:	45c1      	cmp	r9, r8
 800c06a:	f841 3b04 	str.w	r3, [r1], #4
 800c06e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c072:	d2e6      	bcs.n	800c042 <quorem+0xa4>
 800c074:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c078:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c07c:	b922      	cbnz	r2, 800c088 <quorem+0xea>
 800c07e:	3b04      	subs	r3, #4
 800c080:	429d      	cmp	r5, r3
 800c082:	461a      	mov	r2, r3
 800c084:	d30b      	bcc.n	800c09e <quorem+0x100>
 800c086:	613c      	str	r4, [r7, #16]
 800c088:	3601      	adds	r6, #1
 800c08a:	4630      	mov	r0, r6
 800c08c:	b003      	add	sp, #12
 800c08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c092:	6812      	ldr	r2, [r2, #0]
 800c094:	3b04      	subs	r3, #4
 800c096:	2a00      	cmp	r2, #0
 800c098:	d1cb      	bne.n	800c032 <quorem+0x94>
 800c09a:	3c01      	subs	r4, #1
 800c09c:	e7c6      	b.n	800c02c <quorem+0x8e>
 800c09e:	6812      	ldr	r2, [r2, #0]
 800c0a0:	3b04      	subs	r3, #4
 800c0a2:	2a00      	cmp	r2, #0
 800c0a4:	d1ef      	bne.n	800c086 <quorem+0xe8>
 800c0a6:	3c01      	subs	r4, #1
 800c0a8:	e7ea      	b.n	800c080 <quorem+0xe2>
 800c0aa:	2000      	movs	r0, #0
 800c0ac:	e7ee      	b.n	800c08c <quorem+0xee>
	...

0800c0b0 <_dtoa_r>:
 800c0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b4:	69c7      	ldr	r7, [r0, #28]
 800c0b6:	b097      	sub	sp, #92	@ 0x5c
 800c0b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c0bc:	ec55 4b10 	vmov	r4, r5, d0
 800c0c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c0c2:	9107      	str	r1, [sp, #28]
 800c0c4:	4681      	mov	r9, r0
 800c0c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c0c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c0ca:	b97f      	cbnz	r7, 800c0ec <_dtoa_r+0x3c>
 800c0cc:	2010      	movs	r0, #16
 800c0ce:	f000 fe09 	bl	800cce4 <malloc>
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c0d8:	b920      	cbnz	r0, 800c0e4 <_dtoa_r+0x34>
 800c0da:	4ba9      	ldr	r3, [pc, #676]	@ (800c380 <_dtoa_r+0x2d0>)
 800c0dc:	21ef      	movs	r1, #239	@ 0xef
 800c0de:	48a9      	ldr	r0, [pc, #676]	@ (800c384 <_dtoa_r+0x2d4>)
 800c0e0:	f001 fc5e 	bl	800d9a0 <__assert_func>
 800c0e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c0e8:	6007      	str	r7, [r0, #0]
 800c0ea:	60c7      	str	r7, [r0, #12]
 800c0ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c0f0:	6819      	ldr	r1, [r3, #0]
 800c0f2:	b159      	cbz	r1, 800c10c <_dtoa_r+0x5c>
 800c0f4:	685a      	ldr	r2, [r3, #4]
 800c0f6:	604a      	str	r2, [r1, #4]
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	4093      	lsls	r3, r2
 800c0fc:	608b      	str	r3, [r1, #8]
 800c0fe:	4648      	mov	r0, r9
 800c100:	f000 fee6 	bl	800ced0 <_Bfree>
 800c104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c108:	2200      	movs	r2, #0
 800c10a:	601a      	str	r2, [r3, #0]
 800c10c:	1e2b      	subs	r3, r5, #0
 800c10e:	bfb9      	ittee	lt
 800c110:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c114:	9305      	strlt	r3, [sp, #20]
 800c116:	2300      	movge	r3, #0
 800c118:	6033      	strge	r3, [r6, #0]
 800c11a:	9f05      	ldr	r7, [sp, #20]
 800c11c:	4b9a      	ldr	r3, [pc, #616]	@ (800c388 <_dtoa_r+0x2d8>)
 800c11e:	bfbc      	itt	lt
 800c120:	2201      	movlt	r2, #1
 800c122:	6032      	strlt	r2, [r6, #0]
 800c124:	43bb      	bics	r3, r7
 800c126:	d112      	bne.n	800c14e <_dtoa_r+0x9e>
 800c128:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c12a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c12e:	6013      	str	r3, [r2, #0]
 800c130:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c134:	4323      	orrs	r3, r4
 800c136:	f000 855a 	beq.w	800cbee <_dtoa_r+0xb3e>
 800c13a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c13c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c39c <_dtoa_r+0x2ec>
 800c140:	2b00      	cmp	r3, #0
 800c142:	f000 855c 	beq.w	800cbfe <_dtoa_r+0xb4e>
 800c146:	f10a 0303 	add.w	r3, sl, #3
 800c14a:	f000 bd56 	b.w	800cbfa <_dtoa_r+0xb4a>
 800c14e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c152:	2200      	movs	r2, #0
 800c154:	ec51 0b17 	vmov	r0, r1, d7
 800c158:	2300      	movs	r3, #0
 800c15a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c15e:	f7f4 fcd3 	bl	8000b08 <__aeabi_dcmpeq>
 800c162:	4680      	mov	r8, r0
 800c164:	b158      	cbz	r0, 800c17e <_dtoa_r+0xce>
 800c166:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c168:	2301      	movs	r3, #1
 800c16a:	6013      	str	r3, [r2, #0]
 800c16c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c16e:	b113      	cbz	r3, 800c176 <_dtoa_r+0xc6>
 800c170:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c172:	4b86      	ldr	r3, [pc, #536]	@ (800c38c <_dtoa_r+0x2dc>)
 800c174:	6013      	str	r3, [r2, #0]
 800c176:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c3a0 <_dtoa_r+0x2f0>
 800c17a:	f000 bd40 	b.w	800cbfe <_dtoa_r+0xb4e>
 800c17e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c182:	aa14      	add	r2, sp, #80	@ 0x50
 800c184:	a915      	add	r1, sp, #84	@ 0x54
 800c186:	4648      	mov	r0, r9
 800c188:	f001 f984 	bl	800d494 <__d2b>
 800c18c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c190:	9002      	str	r0, [sp, #8]
 800c192:	2e00      	cmp	r6, #0
 800c194:	d078      	beq.n	800c288 <_dtoa_r+0x1d8>
 800c196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c198:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c19c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c1a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c1ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	4b76      	ldr	r3, [pc, #472]	@ (800c390 <_dtoa_r+0x2e0>)
 800c1b6:	f7f4 f887 	bl	80002c8 <__aeabi_dsub>
 800c1ba:	a36b      	add	r3, pc, #428	@ (adr r3, 800c368 <_dtoa_r+0x2b8>)
 800c1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c0:	f7f4 fa3a 	bl	8000638 <__aeabi_dmul>
 800c1c4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c370 <_dtoa_r+0x2c0>)
 800c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ca:	f7f4 f87f 	bl	80002cc <__adddf3>
 800c1ce:	4604      	mov	r4, r0
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	460d      	mov	r5, r1
 800c1d4:	f7f4 f9c6 	bl	8000564 <__aeabi_i2d>
 800c1d8:	a367      	add	r3, pc, #412	@ (adr r3, 800c378 <_dtoa_r+0x2c8>)
 800c1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1de:	f7f4 fa2b 	bl	8000638 <__aeabi_dmul>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	4629      	mov	r1, r5
 800c1ea:	f7f4 f86f 	bl	80002cc <__adddf3>
 800c1ee:	4604      	mov	r4, r0
 800c1f0:	460d      	mov	r5, r1
 800c1f2:	f7f4 fcd1 	bl	8000b98 <__aeabi_d2iz>
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	4607      	mov	r7, r0
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	4620      	mov	r0, r4
 800c1fe:	4629      	mov	r1, r5
 800c200:	f7f4 fc8c 	bl	8000b1c <__aeabi_dcmplt>
 800c204:	b140      	cbz	r0, 800c218 <_dtoa_r+0x168>
 800c206:	4638      	mov	r0, r7
 800c208:	f7f4 f9ac 	bl	8000564 <__aeabi_i2d>
 800c20c:	4622      	mov	r2, r4
 800c20e:	462b      	mov	r3, r5
 800c210:	f7f4 fc7a 	bl	8000b08 <__aeabi_dcmpeq>
 800c214:	b900      	cbnz	r0, 800c218 <_dtoa_r+0x168>
 800c216:	3f01      	subs	r7, #1
 800c218:	2f16      	cmp	r7, #22
 800c21a:	d852      	bhi.n	800c2c2 <_dtoa_r+0x212>
 800c21c:	4b5d      	ldr	r3, [pc, #372]	@ (800c394 <_dtoa_r+0x2e4>)
 800c21e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c226:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c22a:	f7f4 fc77 	bl	8000b1c <__aeabi_dcmplt>
 800c22e:	2800      	cmp	r0, #0
 800c230:	d049      	beq.n	800c2c6 <_dtoa_r+0x216>
 800c232:	3f01      	subs	r7, #1
 800c234:	2300      	movs	r3, #0
 800c236:	9310      	str	r3, [sp, #64]	@ 0x40
 800c238:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c23a:	1b9b      	subs	r3, r3, r6
 800c23c:	1e5a      	subs	r2, r3, #1
 800c23e:	bf45      	ittet	mi
 800c240:	f1c3 0301 	rsbmi	r3, r3, #1
 800c244:	9300      	strmi	r3, [sp, #0]
 800c246:	2300      	movpl	r3, #0
 800c248:	2300      	movmi	r3, #0
 800c24a:	9206      	str	r2, [sp, #24]
 800c24c:	bf54      	ite	pl
 800c24e:	9300      	strpl	r3, [sp, #0]
 800c250:	9306      	strmi	r3, [sp, #24]
 800c252:	2f00      	cmp	r7, #0
 800c254:	db39      	blt.n	800c2ca <_dtoa_r+0x21a>
 800c256:	9b06      	ldr	r3, [sp, #24]
 800c258:	970d      	str	r7, [sp, #52]	@ 0x34
 800c25a:	443b      	add	r3, r7
 800c25c:	9306      	str	r3, [sp, #24]
 800c25e:	2300      	movs	r3, #0
 800c260:	9308      	str	r3, [sp, #32]
 800c262:	9b07      	ldr	r3, [sp, #28]
 800c264:	2b09      	cmp	r3, #9
 800c266:	d863      	bhi.n	800c330 <_dtoa_r+0x280>
 800c268:	2b05      	cmp	r3, #5
 800c26a:	bfc4      	itt	gt
 800c26c:	3b04      	subgt	r3, #4
 800c26e:	9307      	strgt	r3, [sp, #28]
 800c270:	9b07      	ldr	r3, [sp, #28]
 800c272:	f1a3 0302 	sub.w	r3, r3, #2
 800c276:	bfcc      	ite	gt
 800c278:	2400      	movgt	r4, #0
 800c27a:	2401      	movle	r4, #1
 800c27c:	2b03      	cmp	r3, #3
 800c27e:	d863      	bhi.n	800c348 <_dtoa_r+0x298>
 800c280:	e8df f003 	tbb	[pc, r3]
 800c284:	2b375452 	.word	0x2b375452
 800c288:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c28c:	441e      	add	r6, r3
 800c28e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c292:	2b20      	cmp	r3, #32
 800c294:	bfc1      	itttt	gt
 800c296:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c29a:	409f      	lslgt	r7, r3
 800c29c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c2a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c2a4:	bfd6      	itet	le
 800c2a6:	f1c3 0320 	rsble	r3, r3, #32
 800c2aa:	ea47 0003 	orrgt.w	r0, r7, r3
 800c2ae:	fa04 f003 	lslle.w	r0, r4, r3
 800c2b2:	f7f4 f947 	bl	8000544 <__aeabi_ui2d>
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c2bc:	3e01      	subs	r6, #1
 800c2be:	9212      	str	r2, [sp, #72]	@ 0x48
 800c2c0:	e776      	b.n	800c1b0 <_dtoa_r+0x100>
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e7b7      	b.n	800c236 <_dtoa_r+0x186>
 800c2c6:	9010      	str	r0, [sp, #64]	@ 0x40
 800c2c8:	e7b6      	b.n	800c238 <_dtoa_r+0x188>
 800c2ca:	9b00      	ldr	r3, [sp, #0]
 800c2cc:	1bdb      	subs	r3, r3, r7
 800c2ce:	9300      	str	r3, [sp, #0]
 800c2d0:	427b      	negs	r3, r7
 800c2d2:	9308      	str	r3, [sp, #32]
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c2d8:	e7c3      	b.n	800c262 <_dtoa_r+0x1b2>
 800c2da:	2301      	movs	r3, #1
 800c2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2e0:	eb07 0b03 	add.w	fp, r7, r3
 800c2e4:	f10b 0301 	add.w	r3, fp, #1
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	9303      	str	r3, [sp, #12]
 800c2ec:	bfb8      	it	lt
 800c2ee:	2301      	movlt	r3, #1
 800c2f0:	e006      	b.n	800c300 <_dtoa_r+0x250>
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	dd28      	ble.n	800c34e <_dtoa_r+0x29e>
 800c2fc:	469b      	mov	fp, r3
 800c2fe:	9303      	str	r3, [sp, #12]
 800c300:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c304:	2100      	movs	r1, #0
 800c306:	2204      	movs	r2, #4
 800c308:	f102 0514 	add.w	r5, r2, #20
 800c30c:	429d      	cmp	r5, r3
 800c30e:	d926      	bls.n	800c35e <_dtoa_r+0x2ae>
 800c310:	6041      	str	r1, [r0, #4]
 800c312:	4648      	mov	r0, r9
 800c314:	f000 fd9c 	bl	800ce50 <_Balloc>
 800c318:	4682      	mov	sl, r0
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d142      	bne.n	800c3a4 <_dtoa_r+0x2f4>
 800c31e:	4b1e      	ldr	r3, [pc, #120]	@ (800c398 <_dtoa_r+0x2e8>)
 800c320:	4602      	mov	r2, r0
 800c322:	f240 11af 	movw	r1, #431	@ 0x1af
 800c326:	e6da      	b.n	800c0de <_dtoa_r+0x2e>
 800c328:	2300      	movs	r3, #0
 800c32a:	e7e3      	b.n	800c2f4 <_dtoa_r+0x244>
 800c32c:	2300      	movs	r3, #0
 800c32e:	e7d5      	b.n	800c2dc <_dtoa_r+0x22c>
 800c330:	2401      	movs	r4, #1
 800c332:	2300      	movs	r3, #0
 800c334:	9307      	str	r3, [sp, #28]
 800c336:	9409      	str	r4, [sp, #36]	@ 0x24
 800c338:	f04f 3bff 	mov.w	fp, #4294967295
 800c33c:	2200      	movs	r2, #0
 800c33e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c342:	2312      	movs	r3, #18
 800c344:	920c      	str	r2, [sp, #48]	@ 0x30
 800c346:	e7db      	b.n	800c300 <_dtoa_r+0x250>
 800c348:	2301      	movs	r3, #1
 800c34a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c34c:	e7f4      	b.n	800c338 <_dtoa_r+0x288>
 800c34e:	f04f 0b01 	mov.w	fp, #1
 800c352:	f8cd b00c 	str.w	fp, [sp, #12]
 800c356:	465b      	mov	r3, fp
 800c358:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c35c:	e7d0      	b.n	800c300 <_dtoa_r+0x250>
 800c35e:	3101      	adds	r1, #1
 800c360:	0052      	lsls	r2, r2, #1
 800c362:	e7d1      	b.n	800c308 <_dtoa_r+0x258>
 800c364:	f3af 8000 	nop.w
 800c368:	636f4361 	.word	0x636f4361
 800c36c:	3fd287a7 	.word	0x3fd287a7
 800c370:	8b60c8b3 	.word	0x8b60c8b3
 800c374:	3fc68a28 	.word	0x3fc68a28
 800c378:	509f79fb 	.word	0x509f79fb
 800c37c:	3fd34413 	.word	0x3fd34413
 800c380:	08010ee9 	.word	0x08010ee9
 800c384:	08010f00 	.word	0x08010f00
 800c388:	7ff00000 	.word	0x7ff00000
 800c38c:	08010eb9 	.word	0x08010eb9
 800c390:	3ff80000 	.word	0x3ff80000
 800c394:	08011050 	.word	0x08011050
 800c398:	08010f58 	.word	0x08010f58
 800c39c:	08010ee5 	.word	0x08010ee5
 800c3a0:	08010eb8 	.word	0x08010eb8
 800c3a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c3a8:	6018      	str	r0, [r3, #0]
 800c3aa:	9b03      	ldr	r3, [sp, #12]
 800c3ac:	2b0e      	cmp	r3, #14
 800c3ae:	f200 80a1 	bhi.w	800c4f4 <_dtoa_r+0x444>
 800c3b2:	2c00      	cmp	r4, #0
 800c3b4:	f000 809e 	beq.w	800c4f4 <_dtoa_r+0x444>
 800c3b8:	2f00      	cmp	r7, #0
 800c3ba:	dd33      	ble.n	800c424 <_dtoa_r+0x374>
 800c3bc:	4b9c      	ldr	r3, [pc, #624]	@ (800c630 <_dtoa_r+0x580>)
 800c3be:	f007 020f 	and.w	r2, r7, #15
 800c3c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3c6:	ed93 7b00 	vldr	d7, [r3]
 800c3ca:	05f8      	lsls	r0, r7, #23
 800c3cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c3d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c3d4:	d516      	bpl.n	800c404 <_dtoa_r+0x354>
 800c3d6:	4b97      	ldr	r3, [pc, #604]	@ (800c634 <_dtoa_r+0x584>)
 800c3d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3e0:	f7f4 fa54 	bl	800088c <__aeabi_ddiv>
 800c3e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3e8:	f004 040f 	and.w	r4, r4, #15
 800c3ec:	2603      	movs	r6, #3
 800c3ee:	4d91      	ldr	r5, [pc, #580]	@ (800c634 <_dtoa_r+0x584>)
 800c3f0:	b954      	cbnz	r4, 800c408 <_dtoa_r+0x358>
 800c3f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3fa:	f7f4 fa47 	bl	800088c <__aeabi_ddiv>
 800c3fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c402:	e028      	b.n	800c456 <_dtoa_r+0x3a6>
 800c404:	2602      	movs	r6, #2
 800c406:	e7f2      	b.n	800c3ee <_dtoa_r+0x33e>
 800c408:	07e1      	lsls	r1, r4, #31
 800c40a:	d508      	bpl.n	800c41e <_dtoa_r+0x36e>
 800c40c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c410:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c414:	f7f4 f910 	bl	8000638 <__aeabi_dmul>
 800c418:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c41c:	3601      	adds	r6, #1
 800c41e:	1064      	asrs	r4, r4, #1
 800c420:	3508      	adds	r5, #8
 800c422:	e7e5      	b.n	800c3f0 <_dtoa_r+0x340>
 800c424:	f000 80af 	beq.w	800c586 <_dtoa_r+0x4d6>
 800c428:	427c      	negs	r4, r7
 800c42a:	4b81      	ldr	r3, [pc, #516]	@ (800c630 <_dtoa_r+0x580>)
 800c42c:	4d81      	ldr	r5, [pc, #516]	@ (800c634 <_dtoa_r+0x584>)
 800c42e:	f004 020f 	and.w	r2, r4, #15
 800c432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c43e:	f7f4 f8fb 	bl	8000638 <__aeabi_dmul>
 800c442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c446:	1124      	asrs	r4, r4, #4
 800c448:	2300      	movs	r3, #0
 800c44a:	2602      	movs	r6, #2
 800c44c:	2c00      	cmp	r4, #0
 800c44e:	f040 808f 	bne.w	800c570 <_dtoa_r+0x4c0>
 800c452:	2b00      	cmp	r3, #0
 800c454:	d1d3      	bne.n	800c3fe <_dtoa_r+0x34e>
 800c456:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c458:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	f000 8094 	beq.w	800c58a <_dtoa_r+0x4da>
 800c462:	4b75      	ldr	r3, [pc, #468]	@ (800c638 <_dtoa_r+0x588>)
 800c464:	2200      	movs	r2, #0
 800c466:	4620      	mov	r0, r4
 800c468:	4629      	mov	r1, r5
 800c46a:	f7f4 fb57 	bl	8000b1c <__aeabi_dcmplt>
 800c46e:	2800      	cmp	r0, #0
 800c470:	f000 808b 	beq.w	800c58a <_dtoa_r+0x4da>
 800c474:	9b03      	ldr	r3, [sp, #12]
 800c476:	2b00      	cmp	r3, #0
 800c478:	f000 8087 	beq.w	800c58a <_dtoa_r+0x4da>
 800c47c:	f1bb 0f00 	cmp.w	fp, #0
 800c480:	dd34      	ble.n	800c4ec <_dtoa_r+0x43c>
 800c482:	4620      	mov	r0, r4
 800c484:	4b6d      	ldr	r3, [pc, #436]	@ (800c63c <_dtoa_r+0x58c>)
 800c486:	2200      	movs	r2, #0
 800c488:	4629      	mov	r1, r5
 800c48a:	f7f4 f8d5 	bl	8000638 <__aeabi_dmul>
 800c48e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c492:	f107 38ff 	add.w	r8, r7, #4294967295
 800c496:	3601      	adds	r6, #1
 800c498:	465c      	mov	r4, fp
 800c49a:	4630      	mov	r0, r6
 800c49c:	f7f4 f862 	bl	8000564 <__aeabi_i2d>
 800c4a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4a4:	f7f4 f8c8 	bl	8000638 <__aeabi_dmul>
 800c4a8:	4b65      	ldr	r3, [pc, #404]	@ (800c640 <_dtoa_r+0x590>)
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	f7f3 ff0e 	bl	80002cc <__adddf3>
 800c4b0:	4605      	mov	r5, r0
 800c4b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c4b6:	2c00      	cmp	r4, #0
 800c4b8:	d16a      	bne.n	800c590 <_dtoa_r+0x4e0>
 800c4ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4be:	4b61      	ldr	r3, [pc, #388]	@ (800c644 <_dtoa_r+0x594>)
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f7f3 ff01 	bl	80002c8 <__aeabi_dsub>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4ce:	462a      	mov	r2, r5
 800c4d0:	4633      	mov	r3, r6
 800c4d2:	f7f4 fb41 	bl	8000b58 <__aeabi_dcmpgt>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	f040 8298 	bne.w	800ca0c <_dtoa_r+0x95c>
 800c4dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4e0:	462a      	mov	r2, r5
 800c4e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c4e6:	f7f4 fb19 	bl	8000b1c <__aeabi_dcmplt>
 800c4ea:	bb38      	cbnz	r0, 800c53c <_dtoa_r+0x48c>
 800c4ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c4f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c4f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	f2c0 8157 	blt.w	800c7aa <_dtoa_r+0x6fa>
 800c4fc:	2f0e      	cmp	r7, #14
 800c4fe:	f300 8154 	bgt.w	800c7aa <_dtoa_r+0x6fa>
 800c502:	4b4b      	ldr	r3, [pc, #300]	@ (800c630 <_dtoa_r+0x580>)
 800c504:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c508:	ed93 7b00 	vldr	d7, [r3]
 800c50c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c50e:	2b00      	cmp	r3, #0
 800c510:	ed8d 7b00 	vstr	d7, [sp]
 800c514:	f280 80e5 	bge.w	800c6e2 <_dtoa_r+0x632>
 800c518:	9b03      	ldr	r3, [sp, #12]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f300 80e1 	bgt.w	800c6e2 <_dtoa_r+0x632>
 800c520:	d10c      	bne.n	800c53c <_dtoa_r+0x48c>
 800c522:	4b48      	ldr	r3, [pc, #288]	@ (800c644 <_dtoa_r+0x594>)
 800c524:	2200      	movs	r2, #0
 800c526:	ec51 0b17 	vmov	r0, r1, d7
 800c52a:	f7f4 f885 	bl	8000638 <__aeabi_dmul>
 800c52e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c532:	f7f4 fb07 	bl	8000b44 <__aeabi_dcmpge>
 800c536:	2800      	cmp	r0, #0
 800c538:	f000 8266 	beq.w	800ca08 <_dtoa_r+0x958>
 800c53c:	2400      	movs	r4, #0
 800c53e:	4625      	mov	r5, r4
 800c540:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c542:	4656      	mov	r6, sl
 800c544:	ea6f 0803 	mvn.w	r8, r3
 800c548:	2700      	movs	r7, #0
 800c54a:	4621      	mov	r1, r4
 800c54c:	4648      	mov	r0, r9
 800c54e:	f000 fcbf 	bl	800ced0 <_Bfree>
 800c552:	2d00      	cmp	r5, #0
 800c554:	f000 80bd 	beq.w	800c6d2 <_dtoa_r+0x622>
 800c558:	b12f      	cbz	r7, 800c566 <_dtoa_r+0x4b6>
 800c55a:	42af      	cmp	r7, r5
 800c55c:	d003      	beq.n	800c566 <_dtoa_r+0x4b6>
 800c55e:	4639      	mov	r1, r7
 800c560:	4648      	mov	r0, r9
 800c562:	f000 fcb5 	bl	800ced0 <_Bfree>
 800c566:	4629      	mov	r1, r5
 800c568:	4648      	mov	r0, r9
 800c56a:	f000 fcb1 	bl	800ced0 <_Bfree>
 800c56e:	e0b0      	b.n	800c6d2 <_dtoa_r+0x622>
 800c570:	07e2      	lsls	r2, r4, #31
 800c572:	d505      	bpl.n	800c580 <_dtoa_r+0x4d0>
 800c574:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c578:	f7f4 f85e 	bl	8000638 <__aeabi_dmul>
 800c57c:	3601      	adds	r6, #1
 800c57e:	2301      	movs	r3, #1
 800c580:	1064      	asrs	r4, r4, #1
 800c582:	3508      	adds	r5, #8
 800c584:	e762      	b.n	800c44c <_dtoa_r+0x39c>
 800c586:	2602      	movs	r6, #2
 800c588:	e765      	b.n	800c456 <_dtoa_r+0x3a6>
 800c58a:	9c03      	ldr	r4, [sp, #12]
 800c58c:	46b8      	mov	r8, r7
 800c58e:	e784      	b.n	800c49a <_dtoa_r+0x3ea>
 800c590:	4b27      	ldr	r3, [pc, #156]	@ (800c630 <_dtoa_r+0x580>)
 800c592:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c594:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c598:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c59c:	4454      	add	r4, sl
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	d054      	beq.n	800c64c <_dtoa_r+0x59c>
 800c5a2:	4929      	ldr	r1, [pc, #164]	@ (800c648 <_dtoa_r+0x598>)
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	f7f4 f971 	bl	800088c <__aeabi_ddiv>
 800c5aa:	4633      	mov	r3, r6
 800c5ac:	462a      	mov	r2, r5
 800c5ae:	f7f3 fe8b 	bl	80002c8 <__aeabi_dsub>
 800c5b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5b6:	4656      	mov	r6, sl
 800c5b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5bc:	f7f4 faec 	bl	8000b98 <__aeabi_d2iz>
 800c5c0:	4605      	mov	r5, r0
 800c5c2:	f7f3 ffcf 	bl	8000564 <__aeabi_i2d>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5ce:	f7f3 fe7b 	bl	80002c8 <__aeabi_dsub>
 800c5d2:	3530      	adds	r5, #48	@ 0x30
 800c5d4:	4602      	mov	r2, r0
 800c5d6:	460b      	mov	r3, r1
 800c5d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5dc:	f806 5b01 	strb.w	r5, [r6], #1
 800c5e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5e4:	f7f4 fa9a 	bl	8000b1c <__aeabi_dcmplt>
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	d172      	bne.n	800c6d2 <_dtoa_r+0x622>
 800c5ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5f0:	4911      	ldr	r1, [pc, #68]	@ (800c638 <_dtoa_r+0x588>)
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	f7f3 fe68 	bl	80002c8 <__aeabi_dsub>
 800c5f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5fc:	f7f4 fa8e 	bl	8000b1c <__aeabi_dcmplt>
 800c600:	2800      	cmp	r0, #0
 800c602:	f040 80b4 	bne.w	800c76e <_dtoa_r+0x6be>
 800c606:	42a6      	cmp	r6, r4
 800c608:	f43f af70 	beq.w	800c4ec <_dtoa_r+0x43c>
 800c60c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c610:	4b0a      	ldr	r3, [pc, #40]	@ (800c63c <_dtoa_r+0x58c>)
 800c612:	2200      	movs	r2, #0
 800c614:	f7f4 f810 	bl	8000638 <__aeabi_dmul>
 800c618:	4b08      	ldr	r3, [pc, #32]	@ (800c63c <_dtoa_r+0x58c>)
 800c61a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c61e:	2200      	movs	r2, #0
 800c620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c624:	f7f4 f808 	bl	8000638 <__aeabi_dmul>
 800c628:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c62c:	e7c4      	b.n	800c5b8 <_dtoa_r+0x508>
 800c62e:	bf00      	nop
 800c630:	08011050 	.word	0x08011050
 800c634:	08011028 	.word	0x08011028
 800c638:	3ff00000 	.word	0x3ff00000
 800c63c:	40240000 	.word	0x40240000
 800c640:	401c0000 	.word	0x401c0000
 800c644:	40140000 	.word	0x40140000
 800c648:	3fe00000 	.word	0x3fe00000
 800c64c:	4631      	mov	r1, r6
 800c64e:	4628      	mov	r0, r5
 800c650:	f7f3 fff2 	bl	8000638 <__aeabi_dmul>
 800c654:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c658:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c65a:	4656      	mov	r6, sl
 800c65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c660:	f7f4 fa9a 	bl	8000b98 <__aeabi_d2iz>
 800c664:	4605      	mov	r5, r0
 800c666:	f7f3 ff7d 	bl	8000564 <__aeabi_i2d>
 800c66a:	4602      	mov	r2, r0
 800c66c:	460b      	mov	r3, r1
 800c66e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c672:	f7f3 fe29 	bl	80002c8 <__aeabi_dsub>
 800c676:	3530      	adds	r5, #48	@ 0x30
 800c678:	f806 5b01 	strb.w	r5, [r6], #1
 800c67c:	4602      	mov	r2, r0
 800c67e:	460b      	mov	r3, r1
 800c680:	42a6      	cmp	r6, r4
 800c682:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c686:	f04f 0200 	mov.w	r2, #0
 800c68a:	d124      	bne.n	800c6d6 <_dtoa_r+0x626>
 800c68c:	4baf      	ldr	r3, [pc, #700]	@ (800c94c <_dtoa_r+0x89c>)
 800c68e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c692:	f7f3 fe1b 	bl	80002cc <__adddf3>
 800c696:	4602      	mov	r2, r0
 800c698:	460b      	mov	r3, r1
 800c69a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c69e:	f7f4 fa5b 	bl	8000b58 <__aeabi_dcmpgt>
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	d163      	bne.n	800c76e <_dtoa_r+0x6be>
 800c6a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6aa:	49a8      	ldr	r1, [pc, #672]	@ (800c94c <_dtoa_r+0x89c>)
 800c6ac:	2000      	movs	r0, #0
 800c6ae:	f7f3 fe0b 	bl	80002c8 <__aeabi_dsub>
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6ba:	f7f4 fa2f 	bl	8000b1c <__aeabi_dcmplt>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	f43f af14 	beq.w	800c4ec <_dtoa_r+0x43c>
 800c6c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c6c6:	1e73      	subs	r3, r6, #1
 800c6c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c6ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c6ce:	2b30      	cmp	r3, #48	@ 0x30
 800c6d0:	d0f8      	beq.n	800c6c4 <_dtoa_r+0x614>
 800c6d2:	4647      	mov	r7, r8
 800c6d4:	e03b      	b.n	800c74e <_dtoa_r+0x69e>
 800c6d6:	4b9e      	ldr	r3, [pc, #632]	@ (800c950 <_dtoa_r+0x8a0>)
 800c6d8:	f7f3 ffae 	bl	8000638 <__aeabi_dmul>
 800c6dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6e0:	e7bc      	b.n	800c65c <_dtoa_r+0x5ac>
 800c6e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c6e6:	4656      	mov	r6, sl
 800c6e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6ec:	4620      	mov	r0, r4
 800c6ee:	4629      	mov	r1, r5
 800c6f0:	f7f4 f8cc 	bl	800088c <__aeabi_ddiv>
 800c6f4:	f7f4 fa50 	bl	8000b98 <__aeabi_d2iz>
 800c6f8:	4680      	mov	r8, r0
 800c6fa:	f7f3 ff33 	bl	8000564 <__aeabi_i2d>
 800c6fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c702:	f7f3 ff99 	bl	8000638 <__aeabi_dmul>
 800c706:	4602      	mov	r2, r0
 800c708:	460b      	mov	r3, r1
 800c70a:	4620      	mov	r0, r4
 800c70c:	4629      	mov	r1, r5
 800c70e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c712:	f7f3 fdd9 	bl	80002c8 <__aeabi_dsub>
 800c716:	f806 4b01 	strb.w	r4, [r6], #1
 800c71a:	9d03      	ldr	r5, [sp, #12]
 800c71c:	eba6 040a 	sub.w	r4, r6, sl
 800c720:	42a5      	cmp	r5, r4
 800c722:	4602      	mov	r2, r0
 800c724:	460b      	mov	r3, r1
 800c726:	d133      	bne.n	800c790 <_dtoa_r+0x6e0>
 800c728:	f7f3 fdd0 	bl	80002cc <__adddf3>
 800c72c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c730:	4604      	mov	r4, r0
 800c732:	460d      	mov	r5, r1
 800c734:	f7f4 fa10 	bl	8000b58 <__aeabi_dcmpgt>
 800c738:	b9c0      	cbnz	r0, 800c76c <_dtoa_r+0x6bc>
 800c73a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c73e:	4620      	mov	r0, r4
 800c740:	4629      	mov	r1, r5
 800c742:	f7f4 f9e1 	bl	8000b08 <__aeabi_dcmpeq>
 800c746:	b110      	cbz	r0, 800c74e <_dtoa_r+0x69e>
 800c748:	f018 0f01 	tst.w	r8, #1
 800c74c:	d10e      	bne.n	800c76c <_dtoa_r+0x6bc>
 800c74e:	9902      	ldr	r1, [sp, #8]
 800c750:	4648      	mov	r0, r9
 800c752:	f000 fbbd 	bl	800ced0 <_Bfree>
 800c756:	2300      	movs	r3, #0
 800c758:	7033      	strb	r3, [r6, #0]
 800c75a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c75c:	3701      	adds	r7, #1
 800c75e:	601f      	str	r7, [r3, #0]
 800c760:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c762:	2b00      	cmp	r3, #0
 800c764:	f000 824b 	beq.w	800cbfe <_dtoa_r+0xb4e>
 800c768:	601e      	str	r6, [r3, #0]
 800c76a:	e248      	b.n	800cbfe <_dtoa_r+0xb4e>
 800c76c:	46b8      	mov	r8, r7
 800c76e:	4633      	mov	r3, r6
 800c770:	461e      	mov	r6, r3
 800c772:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c776:	2a39      	cmp	r2, #57	@ 0x39
 800c778:	d106      	bne.n	800c788 <_dtoa_r+0x6d8>
 800c77a:	459a      	cmp	sl, r3
 800c77c:	d1f8      	bne.n	800c770 <_dtoa_r+0x6c0>
 800c77e:	2230      	movs	r2, #48	@ 0x30
 800c780:	f108 0801 	add.w	r8, r8, #1
 800c784:	f88a 2000 	strb.w	r2, [sl]
 800c788:	781a      	ldrb	r2, [r3, #0]
 800c78a:	3201      	adds	r2, #1
 800c78c:	701a      	strb	r2, [r3, #0]
 800c78e:	e7a0      	b.n	800c6d2 <_dtoa_r+0x622>
 800c790:	4b6f      	ldr	r3, [pc, #444]	@ (800c950 <_dtoa_r+0x8a0>)
 800c792:	2200      	movs	r2, #0
 800c794:	f7f3 ff50 	bl	8000638 <__aeabi_dmul>
 800c798:	2200      	movs	r2, #0
 800c79a:	2300      	movs	r3, #0
 800c79c:	4604      	mov	r4, r0
 800c79e:	460d      	mov	r5, r1
 800c7a0:	f7f4 f9b2 	bl	8000b08 <__aeabi_dcmpeq>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	d09f      	beq.n	800c6e8 <_dtoa_r+0x638>
 800c7a8:	e7d1      	b.n	800c74e <_dtoa_r+0x69e>
 800c7aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7ac:	2a00      	cmp	r2, #0
 800c7ae:	f000 80ea 	beq.w	800c986 <_dtoa_r+0x8d6>
 800c7b2:	9a07      	ldr	r2, [sp, #28]
 800c7b4:	2a01      	cmp	r2, #1
 800c7b6:	f300 80cd 	bgt.w	800c954 <_dtoa_r+0x8a4>
 800c7ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c7bc:	2a00      	cmp	r2, #0
 800c7be:	f000 80c1 	beq.w	800c944 <_dtoa_r+0x894>
 800c7c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c7c6:	9c08      	ldr	r4, [sp, #32]
 800c7c8:	9e00      	ldr	r6, [sp, #0]
 800c7ca:	9a00      	ldr	r2, [sp, #0]
 800c7cc:	441a      	add	r2, r3
 800c7ce:	9200      	str	r2, [sp, #0]
 800c7d0:	9a06      	ldr	r2, [sp, #24]
 800c7d2:	2101      	movs	r1, #1
 800c7d4:	441a      	add	r2, r3
 800c7d6:	4648      	mov	r0, r9
 800c7d8:	9206      	str	r2, [sp, #24]
 800c7da:	f000 fc2d 	bl	800d038 <__i2b>
 800c7de:	4605      	mov	r5, r0
 800c7e0:	b166      	cbz	r6, 800c7fc <_dtoa_r+0x74c>
 800c7e2:	9b06      	ldr	r3, [sp, #24]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	dd09      	ble.n	800c7fc <_dtoa_r+0x74c>
 800c7e8:	42b3      	cmp	r3, r6
 800c7ea:	9a00      	ldr	r2, [sp, #0]
 800c7ec:	bfa8      	it	ge
 800c7ee:	4633      	movge	r3, r6
 800c7f0:	1ad2      	subs	r2, r2, r3
 800c7f2:	9200      	str	r2, [sp, #0]
 800c7f4:	9a06      	ldr	r2, [sp, #24]
 800c7f6:	1af6      	subs	r6, r6, r3
 800c7f8:	1ad3      	subs	r3, r2, r3
 800c7fa:	9306      	str	r3, [sp, #24]
 800c7fc:	9b08      	ldr	r3, [sp, #32]
 800c7fe:	b30b      	cbz	r3, 800c844 <_dtoa_r+0x794>
 800c800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c802:	2b00      	cmp	r3, #0
 800c804:	f000 80c6 	beq.w	800c994 <_dtoa_r+0x8e4>
 800c808:	2c00      	cmp	r4, #0
 800c80a:	f000 80c0 	beq.w	800c98e <_dtoa_r+0x8de>
 800c80e:	4629      	mov	r1, r5
 800c810:	4622      	mov	r2, r4
 800c812:	4648      	mov	r0, r9
 800c814:	f000 fcc8 	bl	800d1a8 <__pow5mult>
 800c818:	9a02      	ldr	r2, [sp, #8]
 800c81a:	4601      	mov	r1, r0
 800c81c:	4605      	mov	r5, r0
 800c81e:	4648      	mov	r0, r9
 800c820:	f000 fc20 	bl	800d064 <__multiply>
 800c824:	9902      	ldr	r1, [sp, #8]
 800c826:	4680      	mov	r8, r0
 800c828:	4648      	mov	r0, r9
 800c82a:	f000 fb51 	bl	800ced0 <_Bfree>
 800c82e:	9b08      	ldr	r3, [sp, #32]
 800c830:	1b1b      	subs	r3, r3, r4
 800c832:	9308      	str	r3, [sp, #32]
 800c834:	f000 80b1 	beq.w	800c99a <_dtoa_r+0x8ea>
 800c838:	9a08      	ldr	r2, [sp, #32]
 800c83a:	4641      	mov	r1, r8
 800c83c:	4648      	mov	r0, r9
 800c83e:	f000 fcb3 	bl	800d1a8 <__pow5mult>
 800c842:	9002      	str	r0, [sp, #8]
 800c844:	2101      	movs	r1, #1
 800c846:	4648      	mov	r0, r9
 800c848:	f000 fbf6 	bl	800d038 <__i2b>
 800c84c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c84e:	4604      	mov	r4, r0
 800c850:	2b00      	cmp	r3, #0
 800c852:	f000 81d8 	beq.w	800cc06 <_dtoa_r+0xb56>
 800c856:	461a      	mov	r2, r3
 800c858:	4601      	mov	r1, r0
 800c85a:	4648      	mov	r0, r9
 800c85c:	f000 fca4 	bl	800d1a8 <__pow5mult>
 800c860:	9b07      	ldr	r3, [sp, #28]
 800c862:	2b01      	cmp	r3, #1
 800c864:	4604      	mov	r4, r0
 800c866:	f300 809f 	bgt.w	800c9a8 <_dtoa_r+0x8f8>
 800c86a:	9b04      	ldr	r3, [sp, #16]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	f040 8097 	bne.w	800c9a0 <_dtoa_r+0x8f0>
 800c872:	9b05      	ldr	r3, [sp, #20]
 800c874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c878:	2b00      	cmp	r3, #0
 800c87a:	f040 8093 	bne.w	800c9a4 <_dtoa_r+0x8f4>
 800c87e:	9b05      	ldr	r3, [sp, #20]
 800c880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c884:	0d1b      	lsrs	r3, r3, #20
 800c886:	051b      	lsls	r3, r3, #20
 800c888:	b133      	cbz	r3, 800c898 <_dtoa_r+0x7e8>
 800c88a:	9b00      	ldr	r3, [sp, #0]
 800c88c:	3301      	adds	r3, #1
 800c88e:	9300      	str	r3, [sp, #0]
 800c890:	9b06      	ldr	r3, [sp, #24]
 800c892:	3301      	adds	r3, #1
 800c894:	9306      	str	r3, [sp, #24]
 800c896:	2301      	movs	r3, #1
 800c898:	9308      	str	r3, [sp, #32]
 800c89a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	f000 81b8 	beq.w	800cc12 <_dtoa_r+0xb62>
 800c8a2:	6923      	ldr	r3, [r4, #16]
 800c8a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c8a8:	6918      	ldr	r0, [r3, #16]
 800c8aa:	f000 fb79 	bl	800cfa0 <__hi0bits>
 800c8ae:	f1c0 0020 	rsb	r0, r0, #32
 800c8b2:	9b06      	ldr	r3, [sp, #24]
 800c8b4:	4418      	add	r0, r3
 800c8b6:	f010 001f 	ands.w	r0, r0, #31
 800c8ba:	f000 8082 	beq.w	800c9c2 <_dtoa_r+0x912>
 800c8be:	f1c0 0320 	rsb	r3, r0, #32
 800c8c2:	2b04      	cmp	r3, #4
 800c8c4:	dd73      	ble.n	800c9ae <_dtoa_r+0x8fe>
 800c8c6:	9b00      	ldr	r3, [sp, #0]
 800c8c8:	f1c0 001c 	rsb	r0, r0, #28
 800c8cc:	4403      	add	r3, r0
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	9b06      	ldr	r3, [sp, #24]
 800c8d2:	4403      	add	r3, r0
 800c8d4:	4406      	add	r6, r0
 800c8d6:	9306      	str	r3, [sp, #24]
 800c8d8:	9b00      	ldr	r3, [sp, #0]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	dd05      	ble.n	800c8ea <_dtoa_r+0x83a>
 800c8de:	9902      	ldr	r1, [sp, #8]
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	4648      	mov	r0, r9
 800c8e4:	f000 fcba 	bl	800d25c <__lshift>
 800c8e8:	9002      	str	r0, [sp, #8]
 800c8ea:	9b06      	ldr	r3, [sp, #24]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	dd05      	ble.n	800c8fc <_dtoa_r+0x84c>
 800c8f0:	4621      	mov	r1, r4
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	4648      	mov	r0, r9
 800c8f6:	f000 fcb1 	bl	800d25c <__lshift>
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d061      	beq.n	800c9c6 <_dtoa_r+0x916>
 800c902:	9802      	ldr	r0, [sp, #8]
 800c904:	4621      	mov	r1, r4
 800c906:	f000 fd15 	bl	800d334 <__mcmp>
 800c90a:	2800      	cmp	r0, #0
 800c90c:	da5b      	bge.n	800c9c6 <_dtoa_r+0x916>
 800c90e:	2300      	movs	r3, #0
 800c910:	9902      	ldr	r1, [sp, #8]
 800c912:	220a      	movs	r2, #10
 800c914:	4648      	mov	r0, r9
 800c916:	f000 fafd 	bl	800cf14 <__multadd>
 800c91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91c:	9002      	str	r0, [sp, #8]
 800c91e:	f107 38ff 	add.w	r8, r7, #4294967295
 800c922:	2b00      	cmp	r3, #0
 800c924:	f000 8177 	beq.w	800cc16 <_dtoa_r+0xb66>
 800c928:	4629      	mov	r1, r5
 800c92a:	2300      	movs	r3, #0
 800c92c:	220a      	movs	r2, #10
 800c92e:	4648      	mov	r0, r9
 800c930:	f000 faf0 	bl	800cf14 <__multadd>
 800c934:	f1bb 0f00 	cmp.w	fp, #0
 800c938:	4605      	mov	r5, r0
 800c93a:	dc6f      	bgt.n	800ca1c <_dtoa_r+0x96c>
 800c93c:	9b07      	ldr	r3, [sp, #28]
 800c93e:	2b02      	cmp	r3, #2
 800c940:	dc49      	bgt.n	800c9d6 <_dtoa_r+0x926>
 800c942:	e06b      	b.n	800ca1c <_dtoa_r+0x96c>
 800c944:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c946:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c94a:	e73c      	b.n	800c7c6 <_dtoa_r+0x716>
 800c94c:	3fe00000 	.word	0x3fe00000
 800c950:	40240000 	.word	0x40240000
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	1e5c      	subs	r4, r3, #1
 800c958:	9b08      	ldr	r3, [sp, #32]
 800c95a:	42a3      	cmp	r3, r4
 800c95c:	db09      	blt.n	800c972 <_dtoa_r+0x8c2>
 800c95e:	1b1c      	subs	r4, r3, r4
 800c960:	9b03      	ldr	r3, [sp, #12]
 800c962:	2b00      	cmp	r3, #0
 800c964:	f6bf af30 	bge.w	800c7c8 <_dtoa_r+0x718>
 800c968:	9b00      	ldr	r3, [sp, #0]
 800c96a:	9a03      	ldr	r2, [sp, #12]
 800c96c:	1a9e      	subs	r6, r3, r2
 800c96e:	2300      	movs	r3, #0
 800c970:	e72b      	b.n	800c7ca <_dtoa_r+0x71a>
 800c972:	9b08      	ldr	r3, [sp, #32]
 800c974:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c976:	9408      	str	r4, [sp, #32]
 800c978:	1ae3      	subs	r3, r4, r3
 800c97a:	441a      	add	r2, r3
 800c97c:	9e00      	ldr	r6, [sp, #0]
 800c97e:	9b03      	ldr	r3, [sp, #12]
 800c980:	920d      	str	r2, [sp, #52]	@ 0x34
 800c982:	2400      	movs	r4, #0
 800c984:	e721      	b.n	800c7ca <_dtoa_r+0x71a>
 800c986:	9c08      	ldr	r4, [sp, #32]
 800c988:	9e00      	ldr	r6, [sp, #0]
 800c98a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c98c:	e728      	b.n	800c7e0 <_dtoa_r+0x730>
 800c98e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c992:	e751      	b.n	800c838 <_dtoa_r+0x788>
 800c994:	9a08      	ldr	r2, [sp, #32]
 800c996:	9902      	ldr	r1, [sp, #8]
 800c998:	e750      	b.n	800c83c <_dtoa_r+0x78c>
 800c99a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c99e:	e751      	b.n	800c844 <_dtoa_r+0x794>
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	e779      	b.n	800c898 <_dtoa_r+0x7e8>
 800c9a4:	9b04      	ldr	r3, [sp, #16]
 800c9a6:	e777      	b.n	800c898 <_dtoa_r+0x7e8>
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	9308      	str	r3, [sp, #32]
 800c9ac:	e779      	b.n	800c8a2 <_dtoa_r+0x7f2>
 800c9ae:	d093      	beq.n	800c8d8 <_dtoa_r+0x828>
 800c9b0:	9a00      	ldr	r2, [sp, #0]
 800c9b2:	331c      	adds	r3, #28
 800c9b4:	441a      	add	r2, r3
 800c9b6:	9200      	str	r2, [sp, #0]
 800c9b8:	9a06      	ldr	r2, [sp, #24]
 800c9ba:	441a      	add	r2, r3
 800c9bc:	441e      	add	r6, r3
 800c9be:	9206      	str	r2, [sp, #24]
 800c9c0:	e78a      	b.n	800c8d8 <_dtoa_r+0x828>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	e7f4      	b.n	800c9b0 <_dtoa_r+0x900>
 800c9c6:	9b03      	ldr	r3, [sp, #12]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	46b8      	mov	r8, r7
 800c9cc:	dc20      	bgt.n	800ca10 <_dtoa_r+0x960>
 800c9ce:	469b      	mov	fp, r3
 800c9d0:	9b07      	ldr	r3, [sp, #28]
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	dd1e      	ble.n	800ca14 <_dtoa_r+0x964>
 800c9d6:	f1bb 0f00 	cmp.w	fp, #0
 800c9da:	f47f adb1 	bne.w	800c540 <_dtoa_r+0x490>
 800c9de:	4621      	mov	r1, r4
 800c9e0:	465b      	mov	r3, fp
 800c9e2:	2205      	movs	r2, #5
 800c9e4:	4648      	mov	r0, r9
 800c9e6:	f000 fa95 	bl	800cf14 <__multadd>
 800c9ea:	4601      	mov	r1, r0
 800c9ec:	4604      	mov	r4, r0
 800c9ee:	9802      	ldr	r0, [sp, #8]
 800c9f0:	f000 fca0 	bl	800d334 <__mcmp>
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	f77f ada3 	ble.w	800c540 <_dtoa_r+0x490>
 800c9fa:	4656      	mov	r6, sl
 800c9fc:	2331      	movs	r3, #49	@ 0x31
 800c9fe:	f806 3b01 	strb.w	r3, [r6], #1
 800ca02:	f108 0801 	add.w	r8, r8, #1
 800ca06:	e59f      	b.n	800c548 <_dtoa_r+0x498>
 800ca08:	9c03      	ldr	r4, [sp, #12]
 800ca0a:	46b8      	mov	r8, r7
 800ca0c:	4625      	mov	r5, r4
 800ca0e:	e7f4      	b.n	800c9fa <_dtoa_r+0x94a>
 800ca10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ca14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	f000 8101 	beq.w	800cc1e <_dtoa_r+0xb6e>
 800ca1c:	2e00      	cmp	r6, #0
 800ca1e:	dd05      	ble.n	800ca2c <_dtoa_r+0x97c>
 800ca20:	4629      	mov	r1, r5
 800ca22:	4632      	mov	r2, r6
 800ca24:	4648      	mov	r0, r9
 800ca26:	f000 fc19 	bl	800d25c <__lshift>
 800ca2a:	4605      	mov	r5, r0
 800ca2c:	9b08      	ldr	r3, [sp, #32]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d05c      	beq.n	800caec <_dtoa_r+0xa3c>
 800ca32:	6869      	ldr	r1, [r5, #4]
 800ca34:	4648      	mov	r0, r9
 800ca36:	f000 fa0b 	bl	800ce50 <_Balloc>
 800ca3a:	4606      	mov	r6, r0
 800ca3c:	b928      	cbnz	r0, 800ca4a <_dtoa_r+0x99a>
 800ca3e:	4b82      	ldr	r3, [pc, #520]	@ (800cc48 <_dtoa_r+0xb98>)
 800ca40:	4602      	mov	r2, r0
 800ca42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca46:	f7ff bb4a 	b.w	800c0de <_dtoa_r+0x2e>
 800ca4a:	692a      	ldr	r2, [r5, #16]
 800ca4c:	3202      	adds	r2, #2
 800ca4e:	0092      	lsls	r2, r2, #2
 800ca50:	f105 010c 	add.w	r1, r5, #12
 800ca54:	300c      	adds	r0, #12
 800ca56:	f7ff fa94 	bl	800bf82 <memcpy>
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	4631      	mov	r1, r6
 800ca5e:	4648      	mov	r0, r9
 800ca60:	f000 fbfc 	bl	800d25c <__lshift>
 800ca64:	f10a 0301 	add.w	r3, sl, #1
 800ca68:	9300      	str	r3, [sp, #0]
 800ca6a:	eb0a 030b 	add.w	r3, sl, fp
 800ca6e:	9308      	str	r3, [sp, #32]
 800ca70:	9b04      	ldr	r3, [sp, #16]
 800ca72:	f003 0301 	and.w	r3, r3, #1
 800ca76:	462f      	mov	r7, r5
 800ca78:	9306      	str	r3, [sp, #24]
 800ca7a:	4605      	mov	r5, r0
 800ca7c:	9b00      	ldr	r3, [sp, #0]
 800ca7e:	9802      	ldr	r0, [sp, #8]
 800ca80:	4621      	mov	r1, r4
 800ca82:	f103 3bff 	add.w	fp, r3, #4294967295
 800ca86:	f7ff fa8a 	bl	800bf9e <quorem>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	3330      	adds	r3, #48	@ 0x30
 800ca8e:	9003      	str	r0, [sp, #12]
 800ca90:	4639      	mov	r1, r7
 800ca92:	9802      	ldr	r0, [sp, #8]
 800ca94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca96:	f000 fc4d 	bl	800d334 <__mcmp>
 800ca9a:	462a      	mov	r2, r5
 800ca9c:	9004      	str	r0, [sp, #16]
 800ca9e:	4621      	mov	r1, r4
 800caa0:	4648      	mov	r0, r9
 800caa2:	f000 fc63 	bl	800d36c <__mdiff>
 800caa6:	68c2      	ldr	r2, [r0, #12]
 800caa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caaa:	4606      	mov	r6, r0
 800caac:	bb02      	cbnz	r2, 800caf0 <_dtoa_r+0xa40>
 800caae:	4601      	mov	r1, r0
 800cab0:	9802      	ldr	r0, [sp, #8]
 800cab2:	f000 fc3f 	bl	800d334 <__mcmp>
 800cab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab8:	4602      	mov	r2, r0
 800caba:	4631      	mov	r1, r6
 800cabc:	4648      	mov	r0, r9
 800cabe:	920c      	str	r2, [sp, #48]	@ 0x30
 800cac0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cac2:	f000 fa05 	bl	800ced0 <_Bfree>
 800cac6:	9b07      	ldr	r3, [sp, #28]
 800cac8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800caca:	9e00      	ldr	r6, [sp, #0]
 800cacc:	ea42 0103 	orr.w	r1, r2, r3
 800cad0:	9b06      	ldr	r3, [sp, #24]
 800cad2:	4319      	orrs	r1, r3
 800cad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cad6:	d10d      	bne.n	800caf4 <_dtoa_r+0xa44>
 800cad8:	2b39      	cmp	r3, #57	@ 0x39
 800cada:	d027      	beq.n	800cb2c <_dtoa_r+0xa7c>
 800cadc:	9a04      	ldr	r2, [sp, #16]
 800cade:	2a00      	cmp	r2, #0
 800cae0:	dd01      	ble.n	800cae6 <_dtoa_r+0xa36>
 800cae2:	9b03      	ldr	r3, [sp, #12]
 800cae4:	3331      	adds	r3, #49	@ 0x31
 800cae6:	f88b 3000 	strb.w	r3, [fp]
 800caea:	e52e      	b.n	800c54a <_dtoa_r+0x49a>
 800caec:	4628      	mov	r0, r5
 800caee:	e7b9      	b.n	800ca64 <_dtoa_r+0x9b4>
 800caf0:	2201      	movs	r2, #1
 800caf2:	e7e2      	b.n	800caba <_dtoa_r+0xa0a>
 800caf4:	9904      	ldr	r1, [sp, #16]
 800caf6:	2900      	cmp	r1, #0
 800caf8:	db04      	blt.n	800cb04 <_dtoa_r+0xa54>
 800cafa:	9807      	ldr	r0, [sp, #28]
 800cafc:	4301      	orrs	r1, r0
 800cafe:	9806      	ldr	r0, [sp, #24]
 800cb00:	4301      	orrs	r1, r0
 800cb02:	d120      	bne.n	800cb46 <_dtoa_r+0xa96>
 800cb04:	2a00      	cmp	r2, #0
 800cb06:	ddee      	ble.n	800cae6 <_dtoa_r+0xa36>
 800cb08:	9902      	ldr	r1, [sp, #8]
 800cb0a:	9300      	str	r3, [sp, #0]
 800cb0c:	2201      	movs	r2, #1
 800cb0e:	4648      	mov	r0, r9
 800cb10:	f000 fba4 	bl	800d25c <__lshift>
 800cb14:	4621      	mov	r1, r4
 800cb16:	9002      	str	r0, [sp, #8]
 800cb18:	f000 fc0c 	bl	800d334 <__mcmp>
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	9b00      	ldr	r3, [sp, #0]
 800cb20:	dc02      	bgt.n	800cb28 <_dtoa_r+0xa78>
 800cb22:	d1e0      	bne.n	800cae6 <_dtoa_r+0xa36>
 800cb24:	07da      	lsls	r2, r3, #31
 800cb26:	d5de      	bpl.n	800cae6 <_dtoa_r+0xa36>
 800cb28:	2b39      	cmp	r3, #57	@ 0x39
 800cb2a:	d1da      	bne.n	800cae2 <_dtoa_r+0xa32>
 800cb2c:	2339      	movs	r3, #57	@ 0x39
 800cb2e:	f88b 3000 	strb.w	r3, [fp]
 800cb32:	4633      	mov	r3, r6
 800cb34:	461e      	mov	r6, r3
 800cb36:	3b01      	subs	r3, #1
 800cb38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb3c:	2a39      	cmp	r2, #57	@ 0x39
 800cb3e:	d04e      	beq.n	800cbde <_dtoa_r+0xb2e>
 800cb40:	3201      	adds	r2, #1
 800cb42:	701a      	strb	r2, [r3, #0]
 800cb44:	e501      	b.n	800c54a <_dtoa_r+0x49a>
 800cb46:	2a00      	cmp	r2, #0
 800cb48:	dd03      	ble.n	800cb52 <_dtoa_r+0xaa2>
 800cb4a:	2b39      	cmp	r3, #57	@ 0x39
 800cb4c:	d0ee      	beq.n	800cb2c <_dtoa_r+0xa7c>
 800cb4e:	3301      	adds	r3, #1
 800cb50:	e7c9      	b.n	800cae6 <_dtoa_r+0xa36>
 800cb52:	9a00      	ldr	r2, [sp, #0]
 800cb54:	9908      	ldr	r1, [sp, #32]
 800cb56:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cb5a:	428a      	cmp	r2, r1
 800cb5c:	d028      	beq.n	800cbb0 <_dtoa_r+0xb00>
 800cb5e:	9902      	ldr	r1, [sp, #8]
 800cb60:	2300      	movs	r3, #0
 800cb62:	220a      	movs	r2, #10
 800cb64:	4648      	mov	r0, r9
 800cb66:	f000 f9d5 	bl	800cf14 <__multadd>
 800cb6a:	42af      	cmp	r7, r5
 800cb6c:	9002      	str	r0, [sp, #8]
 800cb6e:	f04f 0300 	mov.w	r3, #0
 800cb72:	f04f 020a 	mov.w	r2, #10
 800cb76:	4639      	mov	r1, r7
 800cb78:	4648      	mov	r0, r9
 800cb7a:	d107      	bne.n	800cb8c <_dtoa_r+0xadc>
 800cb7c:	f000 f9ca 	bl	800cf14 <__multadd>
 800cb80:	4607      	mov	r7, r0
 800cb82:	4605      	mov	r5, r0
 800cb84:	9b00      	ldr	r3, [sp, #0]
 800cb86:	3301      	adds	r3, #1
 800cb88:	9300      	str	r3, [sp, #0]
 800cb8a:	e777      	b.n	800ca7c <_dtoa_r+0x9cc>
 800cb8c:	f000 f9c2 	bl	800cf14 <__multadd>
 800cb90:	4629      	mov	r1, r5
 800cb92:	4607      	mov	r7, r0
 800cb94:	2300      	movs	r3, #0
 800cb96:	220a      	movs	r2, #10
 800cb98:	4648      	mov	r0, r9
 800cb9a:	f000 f9bb 	bl	800cf14 <__multadd>
 800cb9e:	4605      	mov	r5, r0
 800cba0:	e7f0      	b.n	800cb84 <_dtoa_r+0xad4>
 800cba2:	f1bb 0f00 	cmp.w	fp, #0
 800cba6:	bfcc      	ite	gt
 800cba8:	465e      	movgt	r6, fp
 800cbaa:	2601      	movle	r6, #1
 800cbac:	4456      	add	r6, sl
 800cbae:	2700      	movs	r7, #0
 800cbb0:	9902      	ldr	r1, [sp, #8]
 800cbb2:	9300      	str	r3, [sp, #0]
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	4648      	mov	r0, r9
 800cbb8:	f000 fb50 	bl	800d25c <__lshift>
 800cbbc:	4621      	mov	r1, r4
 800cbbe:	9002      	str	r0, [sp, #8]
 800cbc0:	f000 fbb8 	bl	800d334 <__mcmp>
 800cbc4:	2800      	cmp	r0, #0
 800cbc6:	dcb4      	bgt.n	800cb32 <_dtoa_r+0xa82>
 800cbc8:	d102      	bne.n	800cbd0 <_dtoa_r+0xb20>
 800cbca:	9b00      	ldr	r3, [sp, #0]
 800cbcc:	07db      	lsls	r3, r3, #31
 800cbce:	d4b0      	bmi.n	800cb32 <_dtoa_r+0xa82>
 800cbd0:	4633      	mov	r3, r6
 800cbd2:	461e      	mov	r6, r3
 800cbd4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbd8:	2a30      	cmp	r2, #48	@ 0x30
 800cbda:	d0fa      	beq.n	800cbd2 <_dtoa_r+0xb22>
 800cbdc:	e4b5      	b.n	800c54a <_dtoa_r+0x49a>
 800cbde:	459a      	cmp	sl, r3
 800cbe0:	d1a8      	bne.n	800cb34 <_dtoa_r+0xa84>
 800cbe2:	2331      	movs	r3, #49	@ 0x31
 800cbe4:	f108 0801 	add.w	r8, r8, #1
 800cbe8:	f88a 3000 	strb.w	r3, [sl]
 800cbec:	e4ad      	b.n	800c54a <_dtoa_r+0x49a>
 800cbee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbf0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cc4c <_dtoa_r+0xb9c>
 800cbf4:	b11b      	cbz	r3, 800cbfe <_dtoa_r+0xb4e>
 800cbf6:	f10a 0308 	add.w	r3, sl, #8
 800cbfa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cbfc:	6013      	str	r3, [r2, #0]
 800cbfe:	4650      	mov	r0, sl
 800cc00:	b017      	add	sp, #92	@ 0x5c
 800cc02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc06:	9b07      	ldr	r3, [sp, #28]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	f77f ae2e 	ble.w	800c86a <_dtoa_r+0x7ba>
 800cc0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc10:	9308      	str	r3, [sp, #32]
 800cc12:	2001      	movs	r0, #1
 800cc14:	e64d      	b.n	800c8b2 <_dtoa_r+0x802>
 800cc16:	f1bb 0f00 	cmp.w	fp, #0
 800cc1a:	f77f aed9 	ble.w	800c9d0 <_dtoa_r+0x920>
 800cc1e:	4656      	mov	r6, sl
 800cc20:	9802      	ldr	r0, [sp, #8]
 800cc22:	4621      	mov	r1, r4
 800cc24:	f7ff f9bb 	bl	800bf9e <quorem>
 800cc28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cc2c:	f806 3b01 	strb.w	r3, [r6], #1
 800cc30:	eba6 020a 	sub.w	r2, r6, sl
 800cc34:	4593      	cmp	fp, r2
 800cc36:	ddb4      	ble.n	800cba2 <_dtoa_r+0xaf2>
 800cc38:	9902      	ldr	r1, [sp, #8]
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	220a      	movs	r2, #10
 800cc3e:	4648      	mov	r0, r9
 800cc40:	f000 f968 	bl	800cf14 <__multadd>
 800cc44:	9002      	str	r0, [sp, #8]
 800cc46:	e7eb      	b.n	800cc20 <_dtoa_r+0xb70>
 800cc48:	08010f58 	.word	0x08010f58
 800cc4c:	08010edc 	.word	0x08010edc

0800cc50 <_free_r>:
 800cc50:	b538      	push	{r3, r4, r5, lr}
 800cc52:	4605      	mov	r5, r0
 800cc54:	2900      	cmp	r1, #0
 800cc56:	d041      	beq.n	800ccdc <_free_r+0x8c>
 800cc58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc5c:	1f0c      	subs	r4, r1, #4
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	bfb8      	it	lt
 800cc62:	18e4      	addlt	r4, r4, r3
 800cc64:	f000 f8e8 	bl	800ce38 <__malloc_lock>
 800cc68:	4a1d      	ldr	r2, [pc, #116]	@ (800cce0 <_free_r+0x90>)
 800cc6a:	6813      	ldr	r3, [r2, #0]
 800cc6c:	b933      	cbnz	r3, 800cc7c <_free_r+0x2c>
 800cc6e:	6063      	str	r3, [r4, #4]
 800cc70:	6014      	str	r4, [r2, #0]
 800cc72:	4628      	mov	r0, r5
 800cc74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc78:	f000 b8e4 	b.w	800ce44 <__malloc_unlock>
 800cc7c:	42a3      	cmp	r3, r4
 800cc7e:	d908      	bls.n	800cc92 <_free_r+0x42>
 800cc80:	6820      	ldr	r0, [r4, #0]
 800cc82:	1821      	adds	r1, r4, r0
 800cc84:	428b      	cmp	r3, r1
 800cc86:	bf01      	itttt	eq
 800cc88:	6819      	ldreq	r1, [r3, #0]
 800cc8a:	685b      	ldreq	r3, [r3, #4]
 800cc8c:	1809      	addeq	r1, r1, r0
 800cc8e:	6021      	streq	r1, [r4, #0]
 800cc90:	e7ed      	b.n	800cc6e <_free_r+0x1e>
 800cc92:	461a      	mov	r2, r3
 800cc94:	685b      	ldr	r3, [r3, #4]
 800cc96:	b10b      	cbz	r3, 800cc9c <_free_r+0x4c>
 800cc98:	42a3      	cmp	r3, r4
 800cc9a:	d9fa      	bls.n	800cc92 <_free_r+0x42>
 800cc9c:	6811      	ldr	r1, [r2, #0]
 800cc9e:	1850      	adds	r0, r2, r1
 800cca0:	42a0      	cmp	r0, r4
 800cca2:	d10b      	bne.n	800ccbc <_free_r+0x6c>
 800cca4:	6820      	ldr	r0, [r4, #0]
 800cca6:	4401      	add	r1, r0
 800cca8:	1850      	adds	r0, r2, r1
 800ccaa:	4283      	cmp	r3, r0
 800ccac:	6011      	str	r1, [r2, #0]
 800ccae:	d1e0      	bne.n	800cc72 <_free_r+0x22>
 800ccb0:	6818      	ldr	r0, [r3, #0]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	6053      	str	r3, [r2, #4]
 800ccb6:	4408      	add	r0, r1
 800ccb8:	6010      	str	r0, [r2, #0]
 800ccba:	e7da      	b.n	800cc72 <_free_r+0x22>
 800ccbc:	d902      	bls.n	800ccc4 <_free_r+0x74>
 800ccbe:	230c      	movs	r3, #12
 800ccc0:	602b      	str	r3, [r5, #0]
 800ccc2:	e7d6      	b.n	800cc72 <_free_r+0x22>
 800ccc4:	6820      	ldr	r0, [r4, #0]
 800ccc6:	1821      	adds	r1, r4, r0
 800ccc8:	428b      	cmp	r3, r1
 800ccca:	bf04      	itt	eq
 800cccc:	6819      	ldreq	r1, [r3, #0]
 800ccce:	685b      	ldreq	r3, [r3, #4]
 800ccd0:	6063      	str	r3, [r4, #4]
 800ccd2:	bf04      	itt	eq
 800ccd4:	1809      	addeq	r1, r1, r0
 800ccd6:	6021      	streq	r1, [r4, #0]
 800ccd8:	6054      	str	r4, [r2, #4]
 800ccda:	e7ca      	b.n	800cc72 <_free_r+0x22>
 800ccdc:	bd38      	pop	{r3, r4, r5, pc}
 800ccde:	bf00      	nop
 800cce0:	20000f28 	.word	0x20000f28

0800cce4 <malloc>:
 800cce4:	4b02      	ldr	r3, [pc, #8]	@ (800ccf0 <malloc+0xc>)
 800cce6:	4601      	mov	r1, r0
 800cce8:	6818      	ldr	r0, [r3, #0]
 800ccea:	f000 b825 	b.w	800cd38 <_malloc_r>
 800ccee:	bf00      	nop
 800ccf0:	200000c4 	.word	0x200000c4

0800ccf4 <sbrk_aligned>:
 800ccf4:	b570      	push	{r4, r5, r6, lr}
 800ccf6:	4e0f      	ldr	r6, [pc, #60]	@ (800cd34 <sbrk_aligned+0x40>)
 800ccf8:	460c      	mov	r4, r1
 800ccfa:	6831      	ldr	r1, [r6, #0]
 800ccfc:	4605      	mov	r5, r0
 800ccfe:	b911      	cbnz	r1, 800cd06 <sbrk_aligned+0x12>
 800cd00:	f000 fe3e 	bl	800d980 <_sbrk_r>
 800cd04:	6030      	str	r0, [r6, #0]
 800cd06:	4621      	mov	r1, r4
 800cd08:	4628      	mov	r0, r5
 800cd0a:	f000 fe39 	bl	800d980 <_sbrk_r>
 800cd0e:	1c43      	adds	r3, r0, #1
 800cd10:	d103      	bne.n	800cd1a <sbrk_aligned+0x26>
 800cd12:	f04f 34ff 	mov.w	r4, #4294967295
 800cd16:	4620      	mov	r0, r4
 800cd18:	bd70      	pop	{r4, r5, r6, pc}
 800cd1a:	1cc4      	adds	r4, r0, #3
 800cd1c:	f024 0403 	bic.w	r4, r4, #3
 800cd20:	42a0      	cmp	r0, r4
 800cd22:	d0f8      	beq.n	800cd16 <sbrk_aligned+0x22>
 800cd24:	1a21      	subs	r1, r4, r0
 800cd26:	4628      	mov	r0, r5
 800cd28:	f000 fe2a 	bl	800d980 <_sbrk_r>
 800cd2c:	3001      	adds	r0, #1
 800cd2e:	d1f2      	bne.n	800cd16 <sbrk_aligned+0x22>
 800cd30:	e7ef      	b.n	800cd12 <sbrk_aligned+0x1e>
 800cd32:	bf00      	nop
 800cd34:	20000f24 	.word	0x20000f24

0800cd38 <_malloc_r>:
 800cd38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd3c:	1ccd      	adds	r5, r1, #3
 800cd3e:	f025 0503 	bic.w	r5, r5, #3
 800cd42:	3508      	adds	r5, #8
 800cd44:	2d0c      	cmp	r5, #12
 800cd46:	bf38      	it	cc
 800cd48:	250c      	movcc	r5, #12
 800cd4a:	2d00      	cmp	r5, #0
 800cd4c:	4606      	mov	r6, r0
 800cd4e:	db01      	blt.n	800cd54 <_malloc_r+0x1c>
 800cd50:	42a9      	cmp	r1, r5
 800cd52:	d904      	bls.n	800cd5e <_malloc_r+0x26>
 800cd54:	230c      	movs	r3, #12
 800cd56:	6033      	str	r3, [r6, #0]
 800cd58:	2000      	movs	r0, #0
 800cd5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce34 <_malloc_r+0xfc>
 800cd62:	f000 f869 	bl	800ce38 <__malloc_lock>
 800cd66:	f8d8 3000 	ldr.w	r3, [r8]
 800cd6a:	461c      	mov	r4, r3
 800cd6c:	bb44      	cbnz	r4, 800cdc0 <_malloc_r+0x88>
 800cd6e:	4629      	mov	r1, r5
 800cd70:	4630      	mov	r0, r6
 800cd72:	f7ff ffbf 	bl	800ccf4 <sbrk_aligned>
 800cd76:	1c43      	adds	r3, r0, #1
 800cd78:	4604      	mov	r4, r0
 800cd7a:	d158      	bne.n	800ce2e <_malloc_r+0xf6>
 800cd7c:	f8d8 4000 	ldr.w	r4, [r8]
 800cd80:	4627      	mov	r7, r4
 800cd82:	2f00      	cmp	r7, #0
 800cd84:	d143      	bne.n	800ce0e <_malloc_r+0xd6>
 800cd86:	2c00      	cmp	r4, #0
 800cd88:	d04b      	beq.n	800ce22 <_malloc_r+0xea>
 800cd8a:	6823      	ldr	r3, [r4, #0]
 800cd8c:	4639      	mov	r1, r7
 800cd8e:	4630      	mov	r0, r6
 800cd90:	eb04 0903 	add.w	r9, r4, r3
 800cd94:	f000 fdf4 	bl	800d980 <_sbrk_r>
 800cd98:	4581      	cmp	r9, r0
 800cd9a:	d142      	bne.n	800ce22 <_malloc_r+0xea>
 800cd9c:	6821      	ldr	r1, [r4, #0]
 800cd9e:	1a6d      	subs	r5, r5, r1
 800cda0:	4629      	mov	r1, r5
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7ff ffa6 	bl	800ccf4 <sbrk_aligned>
 800cda8:	3001      	adds	r0, #1
 800cdaa:	d03a      	beq.n	800ce22 <_malloc_r+0xea>
 800cdac:	6823      	ldr	r3, [r4, #0]
 800cdae:	442b      	add	r3, r5
 800cdb0:	6023      	str	r3, [r4, #0]
 800cdb2:	f8d8 3000 	ldr.w	r3, [r8]
 800cdb6:	685a      	ldr	r2, [r3, #4]
 800cdb8:	bb62      	cbnz	r2, 800ce14 <_malloc_r+0xdc>
 800cdba:	f8c8 7000 	str.w	r7, [r8]
 800cdbe:	e00f      	b.n	800cde0 <_malloc_r+0xa8>
 800cdc0:	6822      	ldr	r2, [r4, #0]
 800cdc2:	1b52      	subs	r2, r2, r5
 800cdc4:	d420      	bmi.n	800ce08 <_malloc_r+0xd0>
 800cdc6:	2a0b      	cmp	r2, #11
 800cdc8:	d917      	bls.n	800cdfa <_malloc_r+0xc2>
 800cdca:	1961      	adds	r1, r4, r5
 800cdcc:	42a3      	cmp	r3, r4
 800cdce:	6025      	str	r5, [r4, #0]
 800cdd0:	bf18      	it	ne
 800cdd2:	6059      	strne	r1, [r3, #4]
 800cdd4:	6863      	ldr	r3, [r4, #4]
 800cdd6:	bf08      	it	eq
 800cdd8:	f8c8 1000 	streq.w	r1, [r8]
 800cddc:	5162      	str	r2, [r4, r5]
 800cdde:	604b      	str	r3, [r1, #4]
 800cde0:	4630      	mov	r0, r6
 800cde2:	f000 f82f 	bl	800ce44 <__malloc_unlock>
 800cde6:	f104 000b 	add.w	r0, r4, #11
 800cdea:	1d23      	adds	r3, r4, #4
 800cdec:	f020 0007 	bic.w	r0, r0, #7
 800cdf0:	1ac2      	subs	r2, r0, r3
 800cdf2:	bf1c      	itt	ne
 800cdf4:	1a1b      	subne	r3, r3, r0
 800cdf6:	50a3      	strne	r3, [r4, r2]
 800cdf8:	e7af      	b.n	800cd5a <_malloc_r+0x22>
 800cdfa:	6862      	ldr	r2, [r4, #4]
 800cdfc:	42a3      	cmp	r3, r4
 800cdfe:	bf0c      	ite	eq
 800ce00:	f8c8 2000 	streq.w	r2, [r8]
 800ce04:	605a      	strne	r2, [r3, #4]
 800ce06:	e7eb      	b.n	800cde0 <_malloc_r+0xa8>
 800ce08:	4623      	mov	r3, r4
 800ce0a:	6864      	ldr	r4, [r4, #4]
 800ce0c:	e7ae      	b.n	800cd6c <_malloc_r+0x34>
 800ce0e:	463c      	mov	r4, r7
 800ce10:	687f      	ldr	r7, [r7, #4]
 800ce12:	e7b6      	b.n	800cd82 <_malloc_r+0x4a>
 800ce14:	461a      	mov	r2, r3
 800ce16:	685b      	ldr	r3, [r3, #4]
 800ce18:	42a3      	cmp	r3, r4
 800ce1a:	d1fb      	bne.n	800ce14 <_malloc_r+0xdc>
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	6053      	str	r3, [r2, #4]
 800ce20:	e7de      	b.n	800cde0 <_malloc_r+0xa8>
 800ce22:	230c      	movs	r3, #12
 800ce24:	6033      	str	r3, [r6, #0]
 800ce26:	4630      	mov	r0, r6
 800ce28:	f000 f80c 	bl	800ce44 <__malloc_unlock>
 800ce2c:	e794      	b.n	800cd58 <_malloc_r+0x20>
 800ce2e:	6005      	str	r5, [r0, #0]
 800ce30:	e7d6      	b.n	800cde0 <_malloc_r+0xa8>
 800ce32:	bf00      	nop
 800ce34:	20000f28 	.word	0x20000f28

0800ce38 <__malloc_lock>:
 800ce38:	4801      	ldr	r0, [pc, #4]	@ (800ce40 <__malloc_lock+0x8>)
 800ce3a:	f7ff b8a0 	b.w	800bf7e <__retarget_lock_acquire_recursive>
 800ce3e:	bf00      	nop
 800ce40:	20000f20 	.word	0x20000f20

0800ce44 <__malloc_unlock>:
 800ce44:	4801      	ldr	r0, [pc, #4]	@ (800ce4c <__malloc_unlock+0x8>)
 800ce46:	f7ff b89b 	b.w	800bf80 <__retarget_lock_release_recursive>
 800ce4a:	bf00      	nop
 800ce4c:	20000f20 	.word	0x20000f20

0800ce50 <_Balloc>:
 800ce50:	b570      	push	{r4, r5, r6, lr}
 800ce52:	69c6      	ldr	r6, [r0, #28]
 800ce54:	4604      	mov	r4, r0
 800ce56:	460d      	mov	r5, r1
 800ce58:	b976      	cbnz	r6, 800ce78 <_Balloc+0x28>
 800ce5a:	2010      	movs	r0, #16
 800ce5c:	f7ff ff42 	bl	800cce4 <malloc>
 800ce60:	4602      	mov	r2, r0
 800ce62:	61e0      	str	r0, [r4, #28]
 800ce64:	b920      	cbnz	r0, 800ce70 <_Balloc+0x20>
 800ce66:	4b18      	ldr	r3, [pc, #96]	@ (800cec8 <_Balloc+0x78>)
 800ce68:	4818      	ldr	r0, [pc, #96]	@ (800cecc <_Balloc+0x7c>)
 800ce6a:	216b      	movs	r1, #107	@ 0x6b
 800ce6c:	f000 fd98 	bl	800d9a0 <__assert_func>
 800ce70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce74:	6006      	str	r6, [r0, #0]
 800ce76:	60c6      	str	r6, [r0, #12]
 800ce78:	69e6      	ldr	r6, [r4, #28]
 800ce7a:	68f3      	ldr	r3, [r6, #12]
 800ce7c:	b183      	cbz	r3, 800cea0 <_Balloc+0x50>
 800ce7e:	69e3      	ldr	r3, [r4, #28]
 800ce80:	68db      	ldr	r3, [r3, #12]
 800ce82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce86:	b9b8      	cbnz	r0, 800ceb8 <_Balloc+0x68>
 800ce88:	2101      	movs	r1, #1
 800ce8a:	fa01 f605 	lsl.w	r6, r1, r5
 800ce8e:	1d72      	adds	r2, r6, #5
 800ce90:	0092      	lsls	r2, r2, #2
 800ce92:	4620      	mov	r0, r4
 800ce94:	f000 fda2 	bl	800d9dc <_calloc_r>
 800ce98:	b160      	cbz	r0, 800ceb4 <_Balloc+0x64>
 800ce9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce9e:	e00e      	b.n	800cebe <_Balloc+0x6e>
 800cea0:	2221      	movs	r2, #33	@ 0x21
 800cea2:	2104      	movs	r1, #4
 800cea4:	4620      	mov	r0, r4
 800cea6:	f000 fd99 	bl	800d9dc <_calloc_r>
 800ceaa:	69e3      	ldr	r3, [r4, #28]
 800ceac:	60f0      	str	r0, [r6, #12]
 800ceae:	68db      	ldr	r3, [r3, #12]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d1e4      	bne.n	800ce7e <_Balloc+0x2e>
 800ceb4:	2000      	movs	r0, #0
 800ceb6:	bd70      	pop	{r4, r5, r6, pc}
 800ceb8:	6802      	ldr	r2, [r0, #0]
 800ceba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cebe:	2300      	movs	r3, #0
 800cec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cec4:	e7f7      	b.n	800ceb6 <_Balloc+0x66>
 800cec6:	bf00      	nop
 800cec8:	08010ee9 	.word	0x08010ee9
 800cecc:	08010f69 	.word	0x08010f69

0800ced0 <_Bfree>:
 800ced0:	b570      	push	{r4, r5, r6, lr}
 800ced2:	69c6      	ldr	r6, [r0, #28]
 800ced4:	4605      	mov	r5, r0
 800ced6:	460c      	mov	r4, r1
 800ced8:	b976      	cbnz	r6, 800cef8 <_Bfree+0x28>
 800ceda:	2010      	movs	r0, #16
 800cedc:	f7ff ff02 	bl	800cce4 <malloc>
 800cee0:	4602      	mov	r2, r0
 800cee2:	61e8      	str	r0, [r5, #28]
 800cee4:	b920      	cbnz	r0, 800cef0 <_Bfree+0x20>
 800cee6:	4b09      	ldr	r3, [pc, #36]	@ (800cf0c <_Bfree+0x3c>)
 800cee8:	4809      	ldr	r0, [pc, #36]	@ (800cf10 <_Bfree+0x40>)
 800ceea:	218f      	movs	r1, #143	@ 0x8f
 800ceec:	f000 fd58 	bl	800d9a0 <__assert_func>
 800cef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cef4:	6006      	str	r6, [r0, #0]
 800cef6:	60c6      	str	r6, [r0, #12]
 800cef8:	b13c      	cbz	r4, 800cf0a <_Bfree+0x3a>
 800cefa:	69eb      	ldr	r3, [r5, #28]
 800cefc:	6862      	ldr	r2, [r4, #4]
 800cefe:	68db      	ldr	r3, [r3, #12]
 800cf00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf04:	6021      	str	r1, [r4, #0]
 800cf06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf0a:	bd70      	pop	{r4, r5, r6, pc}
 800cf0c:	08010ee9 	.word	0x08010ee9
 800cf10:	08010f69 	.word	0x08010f69

0800cf14 <__multadd>:
 800cf14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf18:	690d      	ldr	r5, [r1, #16]
 800cf1a:	4607      	mov	r7, r0
 800cf1c:	460c      	mov	r4, r1
 800cf1e:	461e      	mov	r6, r3
 800cf20:	f101 0c14 	add.w	ip, r1, #20
 800cf24:	2000      	movs	r0, #0
 800cf26:	f8dc 3000 	ldr.w	r3, [ip]
 800cf2a:	b299      	uxth	r1, r3
 800cf2c:	fb02 6101 	mla	r1, r2, r1, r6
 800cf30:	0c1e      	lsrs	r6, r3, #16
 800cf32:	0c0b      	lsrs	r3, r1, #16
 800cf34:	fb02 3306 	mla	r3, r2, r6, r3
 800cf38:	b289      	uxth	r1, r1
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf40:	4285      	cmp	r5, r0
 800cf42:	f84c 1b04 	str.w	r1, [ip], #4
 800cf46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf4a:	dcec      	bgt.n	800cf26 <__multadd+0x12>
 800cf4c:	b30e      	cbz	r6, 800cf92 <__multadd+0x7e>
 800cf4e:	68a3      	ldr	r3, [r4, #8]
 800cf50:	42ab      	cmp	r3, r5
 800cf52:	dc19      	bgt.n	800cf88 <__multadd+0x74>
 800cf54:	6861      	ldr	r1, [r4, #4]
 800cf56:	4638      	mov	r0, r7
 800cf58:	3101      	adds	r1, #1
 800cf5a:	f7ff ff79 	bl	800ce50 <_Balloc>
 800cf5e:	4680      	mov	r8, r0
 800cf60:	b928      	cbnz	r0, 800cf6e <__multadd+0x5a>
 800cf62:	4602      	mov	r2, r0
 800cf64:	4b0c      	ldr	r3, [pc, #48]	@ (800cf98 <__multadd+0x84>)
 800cf66:	480d      	ldr	r0, [pc, #52]	@ (800cf9c <__multadd+0x88>)
 800cf68:	21ba      	movs	r1, #186	@ 0xba
 800cf6a:	f000 fd19 	bl	800d9a0 <__assert_func>
 800cf6e:	6922      	ldr	r2, [r4, #16]
 800cf70:	3202      	adds	r2, #2
 800cf72:	f104 010c 	add.w	r1, r4, #12
 800cf76:	0092      	lsls	r2, r2, #2
 800cf78:	300c      	adds	r0, #12
 800cf7a:	f7ff f802 	bl	800bf82 <memcpy>
 800cf7e:	4621      	mov	r1, r4
 800cf80:	4638      	mov	r0, r7
 800cf82:	f7ff ffa5 	bl	800ced0 <_Bfree>
 800cf86:	4644      	mov	r4, r8
 800cf88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf8c:	3501      	adds	r5, #1
 800cf8e:	615e      	str	r6, [r3, #20]
 800cf90:	6125      	str	r5, [r4, #16]
 800cf92:	4620      	mov	r0, r4
 800cf94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf98:	08010f58 	.word	0x08010f58
 800cf9c:	08010f69 	.word	0x08010f69

0800cfa0 <__hi0bits>:
 800cfa0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	bf36      	itet	cc
 800cfa8:	0403      	lslcc	r3, r0, #16
 800cfaa:	2000      	movcs	r0, #0
 800cfac:	2010      	movcc	r0, #16
 800cfae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cfb2:	bf3c      	itt	cc
 800cfb4:	021b      	lslcc	r3, r3, #8
 800cfb6:	3008      	addcc	r0, #8
 800cfb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfbc:	bf3c      	itt	cc
 800cfbe:	011b      	lslcc	r3, r3, #4
 800cfc0:	3004      	addcc	r0, #4
 800cfc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfc6:	bf3c      	itt	cc
 800cfc8:	009b      	lslcc	r3, r3, #2
 800cfca:	3002      	addcc	r0, #2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	db05      	blt.n	800cfdc <__hi0bits+0x3c>
 800cfd0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cfd4:	f100 0001 	add.w	r0, r0, #1
 800cfd8:	bf08      	it	eq
 800cfda:	2020      	moveq	r0, #32
 800cfdc:	4770      	bx	lr

0800cfde <__lo0bits>:
 800cfde:	6803      	ldr	r3, [r0, #0]
 800cfe0:	4602      	mov	r2, r0
 800cfe2:	f013 0007 	ands.w	r0, r3, #7
 800cfe6:	d00b      	beq.n	800d000 <__lo0bits+0x22>
 800cfe8:	07d9      	lsls	r1, r3, #31
 800cfea:	d421      	bmi.n	800d030 <__lo0bits+0x52>
 800cfec:	0798      	lsls	r0, r3, #30
 800cfee:	bf49      	itett	mi
 800cff0:	085b      	lsrmi	r3, r3, #1
 800cff2:	089b      	lsrpl	r3, r3, #2
 800cff4:	2001      	movmi	r0, #1
 800cff6:	6013      	strmi	r3, [r2, #0]
 800cff8:	bf5c      	itt	pl
 800cffa:	6013      	strpl	r3, [r2, #0]
 800cffc:	2002      	movpl	r0, #2
 800cffe:	4770      	bx	lr
 800d000:	b299      	uxth	r1, r3
 800d002:	b909      	cbnz	r1, 800d008 <__lo0bits+0x2a>
 800d004:	0c1b      	lsrs	r3, r3, #16
 800d006:	2010      	movs	r0, #16
 800d008:	b2d9      	uxtb	r1, r3
 800d00a:	b909      	cbnz	r1, 800d010 <__lo0bits+0x32>
 800d00c:	3008      	adds	r0, #8
 800d00e:	0a1b      	lsrs	r3, r3, #8
 800d010:	0719      	lsls	r1, r3, #28
 800d012:	bf04      	itt	eq
 800d014:	091b      	lsreq	r3, r3, #4
 800d016:	3004      	addeq	r0, #4
 800d018:	0799      	lsls	r1, r3, #30
 800d01a:	bf04      	itt	eq
 800d01c:	089b      	lsreq	r3, r3, #2
 800d01e:	3002      	addeq	r0, #2
 800d020:	07d9      	lsls	r1, r3, #31
 800d022:	d403      	bmi.n	800d02c <__lo0bits+0x4e>
 800d024:	085b      	lsrs	r3, r3, #1
 800d026:	f100 0001 	add.w	r0, r0, #1
 800d02a:	d003      	beq.n	800d034 <__lo0bits+0x56>
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	4770      	bx	lr
 800d030:	2000      	movs	r0, #0
 800d032:	4770      	bx	lr
 800d034:	2020      	movs	r0, #32
 800d036:	4770      	bx	lr

0800d038 <__i2b>:
 800d038:	b510      	push	{r4, lr}
 800d03a:	460c      	mov	r4, r1
 800d03c:	2101      	movs	r1, #1
 800d03e:	f7ff ff07 	bl	800ce50 <_Balloc>
 800d042:	4602      	mov	r2, r0
 800d044:	b928      	cbnz	r0, 800d052 <__i2b+0x1a>
 800d046:	4b05      	ldr	r3, [pc, #20]	@ (800d05c <__i2b+0x24>)
 800d048:	4805      	ldr	r0, [pc, #20]	@ (800d060 <__i2b+0x28>)
 800d04a:	f240 1145 	movw	r1, #325	@ 0x145
 800d04e:	f000 fca7 	bl	800d9a0 <__assert_func>
 800d052:	2301      	movs	r3, #1
 800d054:	6144      	str	r4, [r0, #20]
 800d056:	6103      	str	r3, [r0, #16]
 800d058:	bd10      	pop	{r4, pc}
 800d05a:	bf00      	nop
 800d05c:	08010f58 	.word	0x08010f58
 800d060:	08010f69 	.word	0x08010f69

0800d064 <__multiply>:
 800d064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d068:	4617      	mov	r7, r2
 800d06a:	690a      	ldr	r2, [r1, #16]
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	429a      	cmp	r2, r3
 800d070:	bfa8      	it	ge
 800d072:	463b      	movge	r3, r7
 800d074:	4689      	mov	r9, r1
 800d076:	bfa4      	itt	ge
 800d078:	460f      	movge	r7, r1
 800d07a:	4699      	movge	r9, r3
 800d07c:	693d      	ldr	r5, [r7, #16]
 800d07e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	6879      	ldr	r1, [r7, #4]
 800d086:	eb05 060a 	add.w	r6, r5, sl
 800d08a:	42b3      	cmp	r3, r6
 800d08c:	b085      	sub	sp, #20
 800d08e:	bfb8      	it	lt
 800d090:	3101      	addlt	r1, #1
 800d092:	f7ff fedd 	bl	800ce50 <_Balloc>
 800d096:	b930      	cbnz	r0, 800d0a6 <__multiply+0x42>
 800d098:	4602      	mov	r2, r0
 800d09a:	4b41      	ldr	r3, [pc, #260]	@ (800d1a0 <__multiply+0x13c>)
 800d09c:	4841      	ldr	r0, [pc, #260]	@ (800d1a4 <__multiply+0x140>)
 800d09e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d0a2:	f000 fc7d 	bl	800d9a0 <__assert_func>
 800d0a6:	f100 0414 	add.w	r4, r0, #20
 800d0aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d0ae:	4623      	mov	r3, r4
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	4573      	cmp	r3, lr
 800d0b4:	d320      	bcc.n	800d0f8 <__multiply+0x94>
 800d0b6:	f107 0814 	add.w	r8, r7, #20
 800d0ba:	f109 0114 	add.w	r1, r9, #20
 800d0be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d0c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d0c6:	9302      	str	r3, [sp, #8]
 800d0c8:	1beb      	subs	r3, r5, r7
 800d0ca:	3b15      	subs	r3, #21
 800d0cc:	f023 0303 	bic.w	r3, r3, #3
 800d0d0:	3304      	adds	r3, #4
 800d0d2:	3715      	adds	r7, #21
 800d0d4:	42bd      	cmp	r5, r7
 800d0d6:	bf38      	it	cc
 800d0d8:	2304      	movcc	r3, #4
 800d0da:	9301      	str	r3, [sp, #4]
 800d0dc:	9b02      	ldr	r3, [sp, #8]
 800d0de:	9103      	str	r1, [sp, #12]
 800d0e0:	428b      	cmp	r3, r1
 800d0e2:	d80c      	bhi.n	800d0fe <__multiply+0x9a>
 800d0e4:	2e00      	cmp	r6, #0
 800d0e6:	dd03      	ble.n	800d0f0 <__multiply+0x8c>
 800d0e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d055      	beq.n	800d19c <__multiply+0x138>
 800d0f0:	6106      	str	r6, [r0, #16]
 800d0f2:	b005      	add	sp, #20
 800d0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f8:	f843 2b04 	str.w	r2, [r3], #4
 800d0fc:	e7d9      	b.n	800d0b2 <__multiply+0x4e>
 800d0fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800d102:	f1ba 0f00 	cmp.w	sl, #0
 800d106:	d01f      	beq.n	800d148 <__multiply+0xe4>
 800d108:	46c4      	mov	ip, r8
 800d10a:	46a1      	mov	r9, r4
 800d10c:	2700      	movs	r7, #0
 800d10e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d112:	f8d9 3000 	ldr.w	r3, [r9]
 800d116:	fa1f fb82 	uxth.w	fp, r2
 800d11a:	b29b      	uxth	r3, r3
 800d11c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d120:	443b      	add	r3, r7
 800d122:	f8d9 7000 	ldr.w	r7, [r9]
 800d126:	0c12      	lsrs	r2, r2, #16
 800d128:	0c3f      	lsrs	r7, r7, #16
 800d12a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d12e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d132:	b29b      	uxth	r3, r3
 800d134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d138:	4565      	cmp	r5, ip
 800d13a:	f849 3b04 	str.w	r3, [r9], #4
 800d13e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d142:	d8e4      	bhi.n	800d10e <__multiply+0xaa>
 800d144:	9b01      	ldr	r3, [sp, #4]
 800d146:	50e7      	str	r7, [r4, r3]
 800d148:	9b03      	ldr	r3, [sp, #12]
 800d14a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d14e:	3104      	adds	r1, #4
 800d150:	f1b9 0f00 	cmp.w	r9, #0
 800d154:	d020      	beq.n	800d198 <__multiply+0x134>
 800d156:	6823      	ldr	r3, [r4, #0]
 800d158:	4647      	mov	r7, r8
 800d15a:	46a4      	mov	ip, r4
 800d15c:	f04f 0a00 	mov.w	sl, #0
 800d160:	f8b7 b000 	ldrh.w	fp, [r7]
 800d164:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d168:	fb09 220b 	mla	r2, r9, fp, r2
 800d16c:	4452      	add	r2, sl
 800d16e:	b29b      	uxth	r3, r3
 800d170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d174:	f84c 3b04 	str.w	r3, [ip], #4
 800d178:	f857 3b04 	ldr.w	r3, [r7], #4
 800d17c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d180:	f8bc 3000 	ldrh.w	r3, [ip]
 800d184:	fb09 330a 	mla	r3, r9, sl, r3
 800d188:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d18c:	42bd      	cmp	r5, r7
 800d18e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d192:	d8e5      	bhi.n	800d160 <__multiply+0xfc>
 800d194:	9a01      	ldr	r2, [sp, #4]
 800d196:	50a3      	str	r3, [r4, r2]
 800d198:	3404      	adds	r4, #4
 800d19a:	e79f      	b.n	800d0dc <__multiply+0x78>
 800d19c:	3e01      	subs	r6, #1
 800d19e:	e7a1      	b.n	800d0e4 <__multiply+0x80>
 800d1a0:	08010f58 	.word	0x08010f58
 800d1a4:	08010f69 	.word	0x08010f69

0800d1a8 <__pow5mult>:
 800d1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1ac:	4615      	mov	r5, r2
 800d1ae:	f012 0203 	ands.w	r2, r2, #3
 800d1b2:	4607      	mov	r7, r0
 800d1b4:	460e      	mov	r6, r1
 800d1b6:	d007      	beq.n	800d1c8 <__pow5mult+0x20>
 800d1b8:	4c25      	ldr	r4, [pc, #148]	@ (800d250 <__pow5mult+0xa8>)
 800d1ba:	3a01      	subs	r2, #1
 800d1bc:	2300      	movs	r3, #0
 800d1be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1c2:	f7ff fea7 	bl	800cf14 <__multadd>
 800d1c6:	4606      	mov	r6, r0
 800d1c8:	10ad      	asrs	r5, r5, #2
 800d1ca:	d03d      	beq.n	800d248 <__pow5mult+0xa0>
 800d1cc:	69fc      	ldr	r4, [r7, #28]
 800d1ce:	b97c      	cbnz	r4, 800d1f0 <__pow5mult+0x48>
 800d1d0:	2010      	movs	r0, #16
 800d1d2:	f7ff fd87 	bl	800cce4 <malloc>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	61f8      	str	r0, [r7, #28]
 800d1da:	b928      	cbnz	r0, 800d1e8 <__pow5mult+0x40>
 800d1dc:	4b1d      	ldr	r3, [pc, #116]	@ (800d254 <__pow5mult+0xac>)
 800d1de:	481e      	ldr	r0, [pc, #120]	@ (800d258 <__pow5mult+0xb0>)
 800d1e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d1e4:	f000 fbdc 	bl	800d9a0 <__assert_func>
 800d1e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1ec:	6004      	str	r4, [r0, #0]
 800d1ee:	60c4      	str	r4, [r0, #12]
 800d1f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d1f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1f8:	b94c      	cbnz	r4, 800d20e <__pow5mult+0x66>
 800d1fa:	f240 2171 	movw	r1, #625	@ 0x271
 800d1fe:	4638      	mov	r0, r7
 800d200:	f7ff ff1a 	bl	800d038 <__i2b>
 800d204:	2300      	movs	r3, #0
 800d206:	f8c8 0008 	str.w	r0, [r8, #8]
 800d20a:	4604      	mov	r4, r0
 800d20c:	6003      	str	r3, [r0, #0]
 800d20e:	f04f 0900 	mov.w	r9, #0
 800d212:	07eb      	lsls	r3, r5, #31
 800d214:	d50a      	bpl.n	800d22c <__pow5mult+0x84>
 800d216:	4631      	mov	r1, r6
 800d218:	4622      	mov	r2, r4
 800d21a:	4638      	mov	r0, r7
 800d21c:	f7ff ff22 	bl	800d064 <__multiply>
 800d220:	4631      	mov	r1, r6
 800d222:	4680      	mov	r8, r0
 800d224:	4638      	mov	r0, r7
 800d226:	f7ff fe53 	bl	800ced0 <_Bfree>
 800d22a:	4646      	mov	r6, r8
 800d22c:	106d      	asrs	r5, r5, #1
 800d22e:	d00b      	beq.n	800d248 <__pow5mult+0xa0>
 800d230:	6820      	ldr	r0, [r4, #0]
 800d232:	b938      	cbnz	r0, 800d244 <__pow5mult+0x9c>
 800d234:	4622      	mov	r2, r4
 800d236:	4621      	mov	r1, r4
 800d238:	4638      	mov	r0, r7
 800d23a:	f7ff ff13 	bl	800d064 <__multiply>
 800d23e:	6020      	str	r0, [r4, #0]
 800d240:	f8c0 9000 	str.w	r9, [r0]
 800d244:	4604      	mov	r4, r0
 800d246:	e7e4      	b.n	800d212 <__pow5mult+0x6a>
 800d248:	4630      	mov	r0, r6
 800d24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d24e:	bf00      	nop
 800d250:	0801101c 	.word	0x0801101c
 800d254:	08010ee9 	.word	0x08010ee9
 800d258:	08010f69 	.word	0x08010f69

0800d25c <__lshift>:
 800d25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d260:	460c      	mov	r4, r1
 800d262:	6849      	ldr	r1, [r1, #4]
 800d264:	6923      	ldr	r3, [r4, #16]
 800d266:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d26a:	68a3      	ldr	r3, [r4, #8]
 800d26c:	4607      	mov	r7, r0
 800d26e:	4691      	mov	r9, r2
 800d270:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d274:	f108 0601 	add.w	r6, r8, #1
 800d278:	42b3      	cmp	r3, r6
 800d27a:	db0b      	blt.n	800d294 <__lshift+0x38>
 800d27c:	4638      	mov	r0, r7
 800d27e:	f7ff fde7 	bl	800ce50 <_Balloc>
 800d282:	4605      	mov	r5, r0
 800d284:	b948      	cbnz	r0, 800d29a <__lshift+0x3e>
 800d286:	4602      	mov	r2, r0
 800d288:	4b28      	ldr	r3, [pc, #160]	@ (800d32c <__lshift+0xd0>)
 800d28a:	4829      	ldr	r0, [pc, #164]	@ (800d330 <__lshift+0xd4>)
 800d28c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d290:	f000 fb86 	bl	800d9a0 <__assert_func>
 800d294:	3101      	adds	r1, #1
 800d296:	005b      	lsls	r3, r3, #1
 800d298:	e7ee      	b.n	800d278 <__lshift+0x1c>
 800d29a:	2300      	movs	r3, #0
 800d29c:	f100 0114 	add.w	r1, r0, #20
 800d2a0:	f100 0210 	add.w	r2, r0, #16
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	4553      	cmp	r3, sl
 800d2a8:	db33      	blt.n	800d312 <__lshift+0xb6>
 800d2aa:	6920      	ldr	r0, [r4, #16]
 800d2ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2b0:	f104 0314 	add.w	r3, r4, #20
 800d2b4:	f019 091f 	ands.w	r9, r9, #31
 800d2b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2c0:	d02b      	beq.n	800d31a <__lshift+0xbe>
 800d2c2:	f1c9 0e20 	rsb	lr, r9, #32
 800d2c6:	468a      	mov	sl, r1
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	6818      	ldr	r0, [r3, #0]
 800d2cc:	fa00 f009 	lsl.w	r0, r0, r9
 800d2d0:	4310      	orrs	r0, r2
 800d2d2:	f84a 0b04 	str.w	r0, [sl], #4
 800d2d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2da:	459c      	cmp	ip, r3
 800d2dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d2e0:	d8f3      	bhi.n	800d2ca <__lshift+0x6e>
 800d2e2:	ebac 0304 	sub.w	r3, ip, r4
 800d2e6:	3b15      	subs	r3, #21
 800d2e8:	f023 0303 	bic.w	r3, r3, #3
 800d2ec:	3304      	adds	r3, #4
 800d2ee:	f104 0015 	add.w	r0, r4, #21
 800d2f2:	4560      	cmp	r0, ip
 800d2f4:	bf88      	it	hi
 800d2f6:	2304      	movhi	r3, #4
 800d2f8:	50ca      	str	r2, [r1, r3]
 800d2fa:	b10a      	cbz	r2, 800d300 <__lshift+0xa4>
 800d2fc:	f108 0602 	add.w	r6, r8, #2
 800d300:	3e01      	subs	r6, #1
 800d302:	4638      	mov	r0, r7
 800d304:	612e      	str	r6, [r5, #16]
 800d306:	4621      	mov	r1, r4
 800d308:	f7ff fde2 	bl	800ced0 <_Bfree>
 800d30c:	4628      	mov	r0, r5
 800d30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d312:	f842 0f04 	str.w	r0, [r2, #4]!
 800d316:	3301      	adds	r3, #1
 800d318:	e7c5      	b.n	800d2a6 <__lshift+0x4a>
 800d31a:	3904      	subs	r1, #4
 800d31c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d320:	f841 2f04 	str.w	r2, [r1, #4]!
 800d324:	459c      	cmp	ip, r3
 800d326:	d8f9      	bhi.n	800d31c <__lshift+0xc0>
 800d328:	e7ea      	b.n	800d300 <__lshift+0xa4>
 800d32a:	bf00      	nop
 800d32c:	08010f58 	.word	0x08010f58
 800d330:	08010f69 	.word	0x08010f69

0800d334 <__mcmp>:
 800d334:	690a      	ldr	r2, [r1, #16]
 800d336:	4603      	mov	r3, r0
 800d338:	6900      	ldr	r0, [r0, #16]
 800d33a:	1a80      	subs	r0, r0, r2
 800d33c:	b530      	push	{r4, r5, lr}
 800d33e:	d10e      	bne.n	800d35e <__mcmp+0x2a>
 800d340:	3314      	adds	r3, #20
 800d342:	3114      	adds	r1, #20
 800d344:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d348:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d34c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d350:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d354:	4295      	cmp	r5, r2
 800d356:	d003      	beq.n	800d360 <__mcmp+0x2c>
 800d358:	d205      	bcs.n	800d366 <__mcmp+0x32>
 800d35a:	f04f 30ff 	mov.w	r0, #4294967295
 800d35e:	bd30      	pop	{r4, r5, pc}
 800d360:	42a3      	cmp	r3, r4
 800d362:	d3f3      	bcc.n	800d34c <__mcmp+0x18>
 800d364:	e7fb      	b.n	800d35e <__mcmp+0x2a>
 800d366:	2001      	movs	r0, #1
 800d368:	e7f9      	b.n	800d35e <__mcmp+0x2a>
	...

0800d36c <__mdiff>:
 800d36c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d370:	4689      	mov	r9, r1
 800d372:	4606      	mov	r6, r0
 800d374:	4611      	mov	r1, r2
 800d376:	4648      	mov	r0, r9
 800d378:	4614      	mov	r4, r2
 800d37a:	f7ff ffdb 	bl	800d334 <__mcmp>
 800d37e:	1e05      	subs	r5, r0, #0
 800d380:	d112      	bne.n	800d3a8 <__mdiff+0x3c>
 800d382:	4629      	mov	r1, r5
 800d384:	4630      	mov	r0, r6
 800d386:	f7ff fd63 	bl	800ce50 <_Balloc>
 800d38a:	4602      	mov	r2, r0
 800d38c:	b928      	cbnz	r0, 800d39a <__mdiff+0x2e>
 800d38e:	4b3f      	ldr	r3, [pc, #252]	@ (800d48c <__mdiff+0x120>)
 800d390:	f240 2137 	movw	r1, #567	@ 0x237
 800d394:	483e      	ldr	r0, [pc, #248]	@ (800d490 <__mdiff+0x124>)
 800d396:	f000 fb03 	bl	800d9a0 <__assert_func>
 800d39a:	2301      	movs	r3, #1
 800d39c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3a0:	4610      	mov	r0, r2
 800d3a2:	b003      	add	sp, #12
 800d3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3a8:	bfbc      	itt	lt
 800d3aa:	464b      	movlt	r3, r9
 800d3ac:	46a1      	movlt	r9, r4
 800d3ae:	4630      	mov	r0, r6
 800d3b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d3b4:	bfba      	itte	lt
 800d3b6:	461c      	movlt	r4, r3
 800d3b8:	2501      	movlt	r5, #1
 800d3ba:	2500      	movge	r5, #0
 800d3bc:	f7ff fd48 	bl	800ce50 <_Balloc>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	b918      	cbnz	r0, 800d3cc <__mdiff+0x60>
 800d3c4:	4b31      	ldr	r3, [pc, #196]	@ (800d48c <__mdiff+0x120>)
 800d3c6:	f240 2145 	movw	r1, #581	@ 0x245
 800d3ca:	e7e3      	b.n	800d394 <__mdiff+0x28>
 800d3cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d3d0:	6926      	ldr	r6, [r4, #16]
 800d3d2:	60c5      	str	r5, [r0, #12]
 800d3d4:	f109 0310 	add.w	r3, r9, #16
 800d3d8:	f109 0514 	add.w	r5, r9, #20
 800d3dc:	f104 0e14 	add.w	lr, r4, #20
 800d3e0:	f100 0b14 	add.w	fp, r0, #20
 800d3e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d3e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d3ec:	9301      	str	r3, [sp, #4]
 800d3ee:	46d9      	mov	r9, fp
 800d3f0:	f04f 0c00 	mov.w	ip, #0
 800d3f4:	9b01      	ldr	r3, [sp, #4]
 800d3f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d3fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d3fe:	9301      	str	r3, [sp, #4]
 800d400:	fa1f f38a 	uxth.w	r3, sl
 800d404:	4619      	mov	r1, r3
 800d406:	b283      	uxth	r3, r0
 800d408:	1acb      	subs	r3, r1, r3
 800d40a:	0c00      	lsrs	r0, r0, #16
 800d40c:	4463      	add	r3, ip
 800d40e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d412:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d416:	b29b      	uxth	r3, r3
 800d418:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d41c:	4576      	cmp	r6, lr
 800d41e:	f849 3b04 	str.w	r3, [r9], #4
 800d422:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d426:	d8e5      	bhi.n	800d3f4 <__mdiff+0x88>
 800d428:	1b33      	subs	r3, r6, r4
 800d42a:	3b15      	subs	r3, #21
 800d42c:	f023 0303 	bic.w	r3, r3, #3
 800d430:	3415      	adds	r4, #21
 800d432:	3304      	adds	r3, #4
 800d434:	42a6      	cmp	r6, r4
 800d436:	bf38      	it	cc
 800d438:	2304      	movcc	r3, #4
 800d43a:	441d      	add	r5, r3
 800d43c:	445b      	add	r3, fp
 800d43e:	461e      	mov	r6, r3
 800d440:	462c      	mov	r4, r5
 800d442:	4544      	cmp	r4, r8
 800d444:	d30e      	bcc.n	800d464 <__mdiff+0xf8>
 800d446:	f108 0103 	add.w	r1, r8, #3
 800d44a:	1b49      	subs	r1, r1, r5
 800d44c:	f021 0103 	bic.w	r1, r1, #3
 800d450:	3d03      	subs	r5, #3
 800d452:	45a8      	cmp	r8, r5
 800d454:	bf38      	it	cc
 800d456:	2100      	movcc	r1, #0
 800d458:	440b      	add	r3, r1
 800d45a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d45e:	b191      	cbz	r1, 800d486 <__mdiff+0x11a>
 800d460:	6117      	str	r7, [r2, #16]
 800d462:	e79d      	b.n	800d3a0 <__mdiff+0x34>
 800d464:	f854 1b04 	ldr.w	r1, [r4], #4
 800d468:	46e6      	mov	lr, ip
 800d46a:	0c08      	lsrs	r0, r1, #16
 800d46c:	fa1c fc81 	uxtah	ip, ip, r1
 800d470:	4471      	add	r1, lr
 800d472:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d476:	b289      	uxth	r1, r1
 800d478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d47c:	f846 1b04 	str.w	r1, [r6], #4
 800d480:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d484:	e7dd      	b.n	800d442 <__mdiff+0xd6>
 800d486:	3f01      	subs	r7, #1
 800d488:	e7e7      	b.n	800d45a <__mdiff+0xee>
 800d48a:	bf00      	nop
 800d48c:	08010f58 	.word	0x08010f58
 800d490:	08010f69 	.word	0x08010f69

0800d494 <__d2b>:
 800d494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d498:	460f      	mov	r7, r1
 800d49a:	2101      	movs	r1, #1
 800d49c:	ec59 8b10 	vmov	r8, r9, d0
 800d4a0:	4616      	mov	r6, r2
 800d4a2:	f7ff fcd5 	bl	800ce50 <_Balloc>
 800d4a6:	4604      	mov	r4, r0
 800d4a8:	b930      	cbnz	r0, 800d4b8 <__d2b+0x24>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	4b23      	ldr	r3, [pc, #140]	@ (800d53c <__d2b+0xa8>)
 800d4ae:	4824      	ldr	r0, [pc, #144]	@ (800d540 <__d2b+0xac>)
 800d4b0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4b4:	f000 fa74 	bl	800d9a0 <__assert_func>
 800d4b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4c0:	b10d      	cbz	r5, 800d4c6 <__d2b+0x32>
 800d4c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4c6:	9301      	str	r3, [sp, #4]
 800d4c8:	f1b8 0300 	subs.w	r3, r8, #0
 800d4cc:	d023      	beq.n	800d516 <__d2b+0x82>
 800d4ce:	4668      	mov	r0, sp
 800d4d0:	9300      	str	r3, [sp, #0]
 800d4d2:	f7ff fd84 	bl	800cfde <__lo0bits>
 800d4d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d4da:	b1d0      	cbz	r0, 800d512 <__d2b+0x7e>
 800d4dc:	f1c0 0320 	rsb	r3, r0, #32
 800d4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800d4e4:	430b      	orrs	r3, r1
 800d4e6:	40c2      	lsrs	r2, r0
 800d4e8:	6163      	str	r3, [r4, #20]
 800d4ea:	9201      	str	r2, [sp, #4]
 800d4ec:	9b01      	ldr	r3, [sp, #4]
 800d4ee:	61a3      	str	r3, [r4, #24]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	bf0c      	ite	eq
 800d4f4:	2201      	moveq	r2, #1
 800d4f6:	2202      	movne	r2, #2
 800d4f8:	6122      	str	r2, [r4, #16]
 800d4fa:	b1a5      	cbz	r5, 800d526 <__d2b+0x92>
 800d4fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d500:	4405      	add	r5, r0
 800d502:	603d      	str	r5, [r7, #0]
 800d504:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d508:	6030      	str	r0, [r6, #0]
 800d50a:	4620      	mov	r0, r4
 800d50c:	b003      	add	sp, #12
 800d50e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d512:	6161      	str	r1, [r4, #20]
 800d514:	e7ea      	b.n	800d4ec <__d2b+0x58>
 800d516:	a801      	add	r0, sp, #4
 800d518:	f7ff fd61 	bl	800cfde <__lo0bits>
 800d51c:	9b01      	ldr	r3, [sp, #4]
 800d51e:	6163      	str	r3, [r4, #20]
 800d520:	3020      	adds	r0, #32
 800d522:	2201      	movs	r2, #1
 800d524:	e7e8      	b.n	800d4f8 <__d2b+0x64>
 800d526:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d52a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d52e:	6038      	str	r0, [r7, #0]
 800d530:	6918      	ldr	r0, [r3, #16]
 800d532:	f7ff fd35 	bl	800cfa0 <__hi0bits>
 800d536:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d53a:	e7e5      	b.n	800d508 <__d2b+0x74>
 800d53c:	08010f58 	.word	0x08010f58
 800d540:	08010f69 	.word	0x08010f69

0800d544 <__ssputs_r>:
 800d544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d548:	688e      	ldr	r6, [r1, #8]
 800d54a:	461f      	mov	r7, r3
 800d54c:	42be      	cmp	r6, r7
 800d54e:	680b      	ldr	r3, [r1, #0]
 800d550:	4682      	mov	sl, r0
 800d552:	460c      	mov	r4, r1
 800d554:	4690      	mov	r8, r2
 800d556:	d82d      	bhi.n	800d5b4 <__ssputs_r+0x70>
 800d558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d55c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d560:	d026      	beq.n	800d5b0 <__ssputs_r+0x6c>
 800d562:	6965      	ldr	r5, [r4, #20]
 800d564:	6909      	ldr	r1, [r1, #16]
 800d566:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d56a:	eba3 0901 	sub.w	r9, r3, r1
 800d56e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d572:	1c7b      	adds	r3, r7, #1
 800d574:	444b      	add	r3, r9
 800d576:	106d      	asrs	r5, r5, #1
 800d578:	429d      	cmp	r5, r3
 800d57a:	bf38      	it	cc
 800d57c:	461d      	movcc	r5, r3
 800d57e:	0553      	lsls	r3, r2, #21
 800d580:	d527      	bpl.n	800d5d2 <__ssputs_r+0x8e>
 800d582:	4629      	mov	r1, r5
 800d584:	f7ff fbd8 	bl	800cd38 <_malloc_r>
 800d588:	4606      	mov	r6, r0
 800d58a:	b360      	cbz	r0, 800d5e6 <__ssputs_r+0xa2>
 800d58c:	6921      	ldr	r1, [r4, #16]
 800d58e:	464a      	mov	r2, r9
 800d590:	f7fe fcf7 	bl	800bf82 <memcpy>
 800d594:	89a3      	ldrh	r3, [r4, #12]
 800d596:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d59a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d59e:	81a3      	strh	r3, [r4, #12]
 800d5a0:	6126      	str	r6, [r4, #16]
 800d5a2:	6165      	str	r5, [r4, #20]
 800d5a4:	444e      	add	r6, r9
 800d5a6:	eba5 0509 	sub.w	r5, r5, r9
 800d5aa:	6026      	str	r6, [r4, #0]
 800d5ac:	60a5      	str	r5, [r4, #8]
 800d5ae:	463e      	mov	r6, r7
 800d5b0:	42be      	cmp	r6, r7
 800d5b2:	d900      	bls.n	800d5b6 <__ssputs_r+0x72>
 800d5b4:	463e      	mov	r6, r7
 800d5b6:	6820      	ldr	r0, [r4, #0]
 800d5b8:	4632      	mov	r2, r6
 800d5ba:	4641      	mov	r1, r8
 800d5bc:	f000 f9c6 	bl	800d94c <memmove>
 800d5c0:	68a3      	ldr	r3, [r4, #8]
 800d5c2:	1b9b      	subs	r3, r3, r6
 800d5c4:	60a3      	str	r3, [r4, #8]
 800d5c6:	6823      	ldr	r3, [r4, #0]
 800d5c8:	4433      	add	r3, r6
 800d5ca:	6023      	str	r3, [r4, #0]
 800d5cc:	2000      	movs	r0, #0
 800d5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5d2:	462a      	mov	r2, r5
 800d5d4:	f000 fa28 	bl	800da28 <_realloc_r>
 800d5d8:	4606      	mov	r6, r0
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	d1e0      	bne.n	800d5a0 <__ssputs_r+0x5c>
 800d5de:	6921      	ldr	r1, [r4, #16]
 800d5e0:	4650      	mov	r0, sl
 800d5e2:	f7ff fb35 	bl	800cc50 <_free_r>
 800d5e6:	230c      	movs	r3, #12
 800d5e8:	f8ca 3000 	str.w	r3, [sl]
 800d5ec:	89a3      	ldrh	r3, [r4, #12]
 800d5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5f2:	81a3      	strh	r3, [r4, #12]
 800d5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f8:	e7e9      	b.n	800d5ce <__ssputs_r+0x8a>
	...

0800d5fc <_svfiprintf_r>:
 800d5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d600:	4698      	mov	r8, r3
 800d602:	898b      	ldrh	r3, [r1, #12]
 800d604:	061b      	lsls	r3, r3, #24
 800d606:	b09d      	sub	sp, #116	@ 0x74
 800d608:	4607      	mov	r7, r0
 800d60a:	460d      	mov	r5, r1
 800d60c:	4614      	mov	r4, r2
 800d60e:	d510      	bpl.n	800d632 <_svfiprintf_r+0x36>
 800d610:	690b      	ldr	r3, [r1, #16]
 800d612:	b973      	cbnz	r3, 800d632 <_svfiprintf_r+0x36>
 800d614:	2140      	movs	r1, #64	@ 0x40
 800d616:	f7ff fb8f 	bl	800cd38 <_malloc_r>
 800d61a:	6028      	str	r0, [r5, #0]
 800d61c:	6128      	str	r0, [r5, #16]
 800d61e:	b930      	cbnz	r0, 800d62e <_svfiprintf_r+0x32>
 800d620:	230c      	movs	r3, #12
 800d622:	603b      	str	r3, [r7, #0]
 800d624:	f04f 30ff 	mov.w	r0, #4294967295
 800d628:	b01d      	add	sp, #116	@ 0x74
 800d62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62e:	2340      	movs	r3, #64	@ 0x40
 800d630:	616b      	str	r3, [r5, #20]
 800d632:	2300      	movs	r3, #0
 800d634:	9309      	str	r3, [sp, #36]	@ 0x24
 800d636:	2320      	movs	r3, #32
 800d638:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d63c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d640:	2330      	movs	r3, #48	@ 0x30
 800d642:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d7e0 <_svfiprintf_r+0x1e4>
 800d646:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d64a:	f04f 0901 	mov.w	r9, #1
 800d64e:	4623      	mov	r3, r4
 800d650:	469a      	mov	sl, r3
 800d652:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d656:	b10a      	cbz	r2, 800d65c <_svfiprintf_r+0x60>
 800d658:	2a25      	cmp	r2, #37	@ 0x25
 800d65a:	d1f9      	bne.n	800d650 <_svfiprintf_r+0x54>
 800d65c:	ebba 0b04 	subs.w	fp, sl, r4
 800d660:	d00b      	beq.n	800d67a <_svfiprintf_r+0x7e>
 800d662:	465b      	mov	r3, fp
 800d664:	4622      	mov	r2, r4
 800d666:	4629      	mov	r1, r5
 800d668:	4638      	mov	r0, r7
 800d66a:	f7ff ff6b 	bl	800d544 <__ssputs_r>
 800d66e:	3001      	adds	r0, #1
 800d670:	f000 80a7 	beq.w	800d7c2 <_svfiprintf_r+0x1c6>
 800d674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d676:	445a      	add	r2, fp
 800d678:	9209      	str	r2, [sp, #36]	@ 0x24
 800d67a:	f89a 3000 	ldrb.w	r3, [sl]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	f000 809f 	beq.w	800d7c2 <_svfiprintf_r+0x1c6>
 800d684:	2300      	movs	r3, #0
 800d686:	f04f 32ff 	mov.w	r2, #4294967295
 800d68a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d68e:	f10a 0a01 	add.w	sl, sl, #1
 800d692:	9304      	str	r3, [sp, #16]
 800d694:	9307      	str	r3, [sp, #28]
 800d696:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d69a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d69c:	4654      	mov	r4, sl
 800d69e:	2205      	movs	r2, #5
 800d6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6a4:	484e      	ldr	r0, [pc, #312]	@ (800d7e0 <_svfiprintf_r+0x1e4>)
 800d6a6:	f7f2 fdb3 	bl	8000210 <memchr>
 800d6aa:	9a04      	ldr	r2, [sp, #16]
 800d6ac:	b9d8      	cbnz	r0, 800d6e6 <_svfiprintf_r+0xea>
 800d6ae:	06d0      	lsls	r0, r2, #27
 800d6b0:	bf44      	itt	mi
 800d6b2:	2320      	movmi	r3, #32
 800d6b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6b8:	0711      	lsls	r1, r2, #28
 800d6ba:	bf44      	itt	mi
 800d6bc:	232b      	movmi	r3, #43	@ 0x2b
 800d6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6c8:	d015      	beq.n	800d6f6 <_svfiprintf_r+0xfa>
 800d6ca:	9a07      	ldr	r2, [sp, #28]
 800d6cc:	4654      	mov	r4, sl
 800d6ce:	2000      	movs	r0, #0
 800d6d0:	f04f 0c0a 	mov.w	ip, #10
 800d6d4:	4621      	mov	r1, r4
 800d6d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6da:	3b30      	subs	r3, #48	@ 0x30
 800d6dc:	2b09      	cmp	r3, #9
 800d6de:	d94b      	bls.n	800d778 <_svfiprintf_r+0x17c>
 800d6e0:	b1b0      	cbz	r0, 800d710 <_svfiprintf_r+0x114>
 800d6e2:	9207      	str	r2, [sp, #28]
 800d6e4:	e014      	b.n	800d710 <_svfiprintf_r+0x114>
 800d6e6:	eba0 0308 	sub.w	r3, r0, r8
 800d6ea:	fa09 f303 	lsl.w	r3, r9, r3
 800d6ee:	4313      	orrs	r3, r2
 800d6f0:	9304      	str	r3, [sp, #16]
 800d6f2:	46a2      	mov	sl, r4
 800d6f4:	e7d2      	b.n	800d69c <_svfiprintf_r+0xa0>
 800d6f6:	9b03      	ldr	r3, [sp, #12]
 800d6f8:	1d19      	adds	r1, r3, #4
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	9103      	str	r1, [sp, #12]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	bfbb      	ittet	lt
 800d702:	425b      	neglt	r3, r3
 800d704:	f042 0202 	orrlt.w	r2, r2, #2
 800d708:	9307      	strge	r3, [sp, #28]
 800d70a:	9307      	strlt	r3, [sp, #28]
 800d70c:	bfb8      	it	lt
 800d70e:	9204      	strlt	r2, [sp, #16]
 800d710:	7823      	ldrb	r3, [r4, #0]
 800d712:	2b2e      	cmp	r3, #46	@ 0x2e
 800d714:	d10a      	bne.n	800d72c <_svfiprintf_r+0x130>
 800d716:	7863      	ldrb	r3, [r4, #1]
 800d718:	2b2a      	cmp	r3, #42	@ 0x2a
 800d71a:	d132      	bne.n	800d782 <_svfiprintf_r+0x186>
 800d71c:	9b03      	ldr	r3, [sp, #12]
 800d71e:	1d1a      	adds	r2, r3, #4
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	9203      	str	r2, [sp, #12]
 800d724:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d728:	3402      	adds	r4, #2
 800d72a:	9305      	str	r3, [sp, #20]
 800d72c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d7f0 <_svfiprintf_r+0x1f4>
 800d730:	7821      	ldrb	r1, [r4, #0]
 800d732:	2203      	movs	r2, #3
 800d734:	4650      	mov	r0, sl
 800d736:	f7f2 fd6b 	bl	8000210 <memchr>
 800d73a:	b138      	cbz	r0, 800d74c <_svfiprintf_r+0x150>
 800d73c:	9b04      	ldr	r3, [sp, #16]
 800d73e:	eba0 000a 	sub.w	r0, r0, sl
 800d742:	2240      	movs	r2, #64	@ 0x40
 800d744:	4082      	lsls	r2, r0
 800d746:	4313      	orrs	r3, r2
 800d748:	3401      	adds	r4, #1
 800d74a:	9304      	str	r3, [sp, #16]
 800d74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d750:	4824      	ldr	r0, [pc, #144]	@ (800d7e4 <_svfiprintf_r+0x1e8>)
 800d752:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d756:	2206      	movs	r2, #6
 800d758:	f7f2 fd5a 	bl	8000210 <memchr>
 800d75c:	2800      	cmp	r0, #0
 800d75e:	d036      	beq.n	800d7ce <_svfiprintf_r+0x1d2>
 800d760:	4b21      	ldr	r3, [pc, #132]	@ (800d7e8 <_svfiprintf_r+0x1ec>)
 800d762:	bb1b      	cbnz	r3, 800d7ac <_svfiprintf_r+0x1b0>
 800d764:	9b03      	ldr	r3, [sp, #12]
 800d766:	3307      	adds	r3, #7
 800d768:	f023 0307 	bic.w	r3, r3, #7
 800d76c:	3308      	adds	r3, #8
 800d76e:	9303      	str	r3, [sp, #12]
 800d770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d772:	4433      	add	r3, r6
 800d774:	9309      	str	r3, [sp, #36]	@ 0x24
 800d776:	e76a      	b.n	800d64e <_svfiprintf_r+0x52>
 800d778:	fb0c 3202 	mla	r2, ip, r2, r3
 800d77c:	460c      	mov	r4, r1
 800d77e:	2001      	movs	r0, #1
 800d780:	e7a8      	b.n	800d6d4 <_svfiprintf_r+0xd8>
 800d782:	2300      	movs	r3, #0
 800d784:	3401      	adds	r4, #1
 800d786:	9305      	str	r3, [sp, #20]
 800d788:	4619      	mov	r1, r3
 800d78a:	f04f 0c0a 	mov.w	ip, #10
 800d78e:	4620      	mov	r0, r4
 800d790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d794:	3a30      	subs	r2, #48	@ 0x30
 800d796:	2a09      	cmp	r2, #9
 800d798:	d903      	bls.n	800d7a2 <_svfiprintf_r+0x1a6>
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d0c6      	beq.n	800d72c <_svfiprintf_r+0x130>
 800d79e:	9105      	str	r1, [sp, #20]
 800d7a0:	e7c4      	b.n	800d72c <_svfiprintf_r+0x130>
 800d7a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7a6:	4604      	mov	r4, r0
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	e7f0      	b.n	800d78e <_svfiprintf_r+0x192>
 800d7ac:	ab03      	add	r3, sp, #12
 800d7ae:	9300      	str	r3, [sp, #0]
 800d7b0:	462a      	mov	r2, r5
 800d7b2:	4b0e      	ldr	r3, [pc, #56]	@ (800d7ec <_svfiprintf_r+0x1f0>)
 800d7b4:	a904      	add	r1, sp, #16
 800d7b6:	4638      	mov	r0, r7
 800d7b8:	f7fd fe3e 	bl	800b438 <_printf_float>
 800d7bc:	1c42      	adds	r2, r0, #1
 800d7be:	4606      	mov	r6, r0
 800d7c0:	d1d6      	bne.n	800d770 <_svfiprintf_r+0x174>
 800d7c2:	89ab      	ldrh	r3, [r5, #12]
 800d7c4:	065b      	lsls	r3, r3, #25
 800d7c6:	f53f af2d 	bmi.w	800d624 <_svfiprintf_r+0x28>
 800d7ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7cc:	e72c      	b.n	800d628 <_svfiprintf_r+0x2c>
 800d7ce:	ab03      	add	r3, sp, #12
 800d7d0:	9300      	str	r3, [sp, #0]
 800d7d2:	462a      	mov	r2, r5
 800d7d4:	4b05      	ldr	r3, [pc, #20]	@ (800d7ec <_svfiprintf_r+0x1f0>)
 800d7d6:	a904      	add	r1, sp, #16
 800d7d8:	4638      	mov	r0, r7
 800d7da:	f7fe f8c5 	bl	800b968 <_printf_i>
 800d7de:	e7ed      	b.n	800d7bc <_svfiprintf_r+0x1c0>
 800d7e0:	08010fc2 	.word	0x08010fc2
 800d7e4:	08010fcc 	.word	0x08010fcc
 800d7e8:	0800b439 	.word	0x0800b439
 800d7ec:	0800d545 	.word	0x0800d545
 800d7f0:	08010fc8 	.word	0x08010fc8

0800d7f4 <__sflush_r>:
 800d7f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7fc:	0716      	lsls	r6, r2, #28
 800d7fe:	4605      	mov	r5, r0
 800d800:	460c      	mov	r4, r1
 800d802:	d454      	bmi.n	800d8ae <__sflush_r+0xba>
 800d804:	684b      	ldr	r3, [r1, #4]
 800d806:	2b00      	cmp	r3, #0
 800d808:	dc02      	bgt.n	800d810 <__sflush_r+0x1c>
 800d80a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	dd48      	ble.n	800d8a2 <__sflush_r+0xae>
 800d810:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d812:	2e00      	cmp	r6, #0
 800d814:	d045      	beq.n	800d8a2 <__sflush_r+0xae>
 800d816:	2300      	movs	r3, #0
 800d818:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d81c:	682f      	ldr	r7, [r5, #0]
 800d81e:	6a21      	ldr	r1, [r4, #32]
 800d820:	602b      	str	r3, [r5, #0]
 800d822:	d030      	beq.n	800d886 <__sflush_r+0x92>
 800d824:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d826:	89a3      	ldrh	r3, [r4, #12]
 800d828:	0759      	lsls	r1, r3, #29
 800d82a:	d505      	bpl.n	800d838 <__sflush_r+0x44>
 800d82c:	6863      	ldr	r3, [r4, #4]
 800d82e:	1ad2      	subs	r2, r2, r3
 800d830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d832:	b10b      	cbz	r3, 800d838 <__sflush_r+0x44>
 800d834:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d836:	1ad2      	subs	r2, r2, r3
 800d838:	2300      	movs	r3, #0
 800d83a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d83c:	6a21      	ldr	r1, [r4, #32]
 800d83e:	4628      	mov	r0, r5
 800d840:	47b0      	blx	r6
 800d842:	1c43      	adds	r3, r0, #1
 800d844:	89a3      	ldrh	r3, [r4, #12]
 800d846:	d106      	bne.n	800d856 <__sflush_r+0x62>
 800d848:	6829      	ldr	r1, [r5, #0]
 800d84a:	291d      	cmp	r1, #29
 800d84c:	d82b      	bhi.n	800d8a6 <__sflush_r+0xb2>
 800d84e:	4a2a      	ldr	r2, [pc, #168]	@ (800d8f8 <__sflush_r+0x104>)
 800d850:	40ca      	lsrs	r2, r1
 800d852:	07d6      	lsls	r6, r2, #31
 800d854:	d527      	bpl.n	800d8a6 <__sflush_r+0xb2>
 800d856:	2200      	movs	r2, #0
 800d858:	6062      	str	r2, [r4, #4]
 800d85a:	04d9      	lsls	r1, r3, #19
 800d85c:	6922      	ldr	r2, [r4, #16]
 800d85e:	6022      	str	r2, [r4, #0]
 800d860:	d504      	bpl.n	800d86c <__sflush_r+0x78>
 800d862:	1c42      	adds	r2, r0, #1
 800d864:	d101      	bne.n	800d86a <__sflush_r+0x76>
 800d866:	682b      	ldr	r3, [r5, #0]
 800d868:	b903      	cbnz	r3, 800d86c <__sflush_r+0x78>
 800d86a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d86c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d86e:	602f      	str	r7, [r5, #0]
 800d870:	b1b9      	cbz	r1, 800d8a2 <__sflush_r+0xae>
 800d872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d876:	4299      	cmp	r1, r3
 800d878:	d002      	beq.n	800d880 <__sflush_r+0x8c>
 800d87a:	4628      	mov	r0, r5
 800d87c:	f7ff f9e8 	bl	800cc50 <_free_r>
 800d880:	2300      	movs	r3, #0
 800d882:	6363      	str	r3, [r4, #52]	@ 0x34
 800d884:	e00d      	b.n	800d8a2 <__sflush_r+0xae>
 800d886:	2301      	movs	r3, #1
 800d888:	4628      	mov	r0, r5
 800d88a:	47b0      	blx	r6
 800d88c:	4602      	mov	r2, r0
 800d88e:	1c50      	adds	r0, r2, #1
 800d890:	d1c9      	bne.n	800d826 <__sflush_r+0x32>
 800d892:	682b      	ldr	r3, [r5, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d0c6      	beq.n	800d826 <__sflush_r+0x32>
 800d898:	2b1d      	cmp	r3, #29
 800d89a:	d001      	beq.n	800d8a0 <__sflush_r+0xac>
 800d89c:	2b16      	cmp	r3, #22
 800d89e:	d11e      	bne.n	800d8de <__sflush_r+0xea>
 800d8a0:	602f      	str	r7, [r5, #0]
 800d8a2:	2000      	movs	r0, #0
 800d8a4:	e022      	b.n	800d8ec <__sflush_r+0xf8>
 800d8a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8aa:	b21b      	sxth	r3, r3
 800d8ac:	e01b      	b.n	800d8e6 <__sflush_r+0xf2>
 800d8ae:	690f      	ldr	r7, [r1, #16]
 800d8b0:	2f00      	cmp	r7, #0
 800d8b2:	d0f6      	beq.n	800d8a2 <__sflush_r+0xae>
 800d8b4:	0793      	lsls	r3, r2, #30
 800d8b6:	680e      	ldr	r6, [r1, #0]
 800d8b8:	bf08      	it	eq
 800d8ba:	694b      	ldreq	r3, [r1, #20]
 800d8bc:	600f      	str	r7, [r1, #0]
 800d8be:	bf18      	it	ne
 800d8c0:	2300      	movne	r3, #0
 800d8c2:	eba6 0807 	sub.w	r8, r6, r7
 800d8c6:	608b      	str	r3, [r1, #8]
 800d8c8:	f1b8 0f00 	cmp.w	r8, #0
 800d8cc:	dde9      	ble.n	800d8a2 <__sflush_r+0xae>
 800d8ce:	6a21      	ldr	r1, [r4, #32]
 800d8d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8d2:	4643      	mov	r3, r8
 800d8d4:	463a      	mov	r2, r7
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	47b0      	blx	r6
 800d8da:	2800      	cmp	r0, #0
 800d8dc:	dc08      	bgt.n	800d8f0 <__sflush_r+0xfc>
 800d8de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8e6:	81a3      	strh	r3, [r4, #12]
 800d8e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8f0:	4407      	add	r7, r0
 800d8f2:	eba8 0800 	sub.w	r8, r8, r0
 800d8f6:	e7e7      	b.n	800d8c8 <__sflush_r+0xd4>
 800d8f8:	20400001 	.word	0x20400001

0800d8fc <_fflush_r>:
 800d8fc:	b538      	push	{r3, r4, r5, lr}
 800d8fe:	690b      	ldr	r3, [r1, #16]
 800d900:	4605      	mov	r5, r0
 800d902:	460c      	mov	r4, r1
 800d904:	b913      	cbnz	r3, 800d90c <_fflush_r+0x10>
 800d906:	2500      	movs	r5, #0
 800d908:	4628      	mov	r0, r5
 800d90a:	bd38      	pop	{r3, r4, r5, pc}
 800d90c:	b118      	cbz	r0, 800d916 <_fflush_r+0x1a>
 800d90e:	6a03      	ldr	r3, [r0, #32]
 800d910:	b90b      	cbnz	r3, 800d916 <_fflush_r+0x1a>
 800d912:	f7fe f9d3 	bl	800bcbc <__sinit>
 800d916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d0f3      	beq.n	800d906 <_fflush_r+0xa>
 800d91e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d920:	07d0      	lsls	r0, r2, #31
 800d922:	d404      	bmi.n	800d92e <_fflush_r+0x32>
 800d924:	0599      	lsls	r1, r3, #22
 800d926:	d402      	bmi.n	800d92e <_fflush_r+0x32>
 800d928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d92a:	f7fe fb28 	bl	800bf7e <__retarget_lock_acquire_recursive>
 800d92e:	4628      	mov	r0, r5
 800d930:	4621      	mov	r1, r4
 800d932:	f7ff ff5f 	bl	800d7f4 <__sflush_r>
 800d936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d938:	07da      	lsls	r2, r3, #31
 800d93a:	4605      	mov	r5, r0
 800d93c:	d4e4      	bmi.n	800d908 <_fflush_r+0xc>
 800d93e:	89a3      	ldrh	r3, [r4, #12]
 800d940:	059b      	lsls	r3, r3, #22
 800d942:	d4e1      	bmi.n	800d908 <_fflush_r+0xc>
 800d944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d946:	f7fe fb1b 	bl	800bf80 <__retarget_lock_release_recursive>
 800d94a:	e7dd      	b.n	800d908 <_fflush_r+0xc>

0800d94c <memmove>:
 800d94c:	4288      	cmp	r0, r1
 800d94e:	b510      	push	{r4, lr}
 800d950:	eb01 0402 	add.w	r4, r1, r2
 800d954:	d902      	bls.n	800d95c <memmove+0x10>
 800d956:	4284      	cmp	r4, r0
 800d958:	4623      	mov	r3, r4
 800d95a:	d807      	bhi.n	800d96c <memmove+0x20>
 800d95c:	1e43      	subs	r3, r0, #1
 800d95e:	42a1      	cmp	r1, r4
 800d960:	d008      	beq.n	800d974 <memmove+0x28>
 800d962:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d966:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d96a:	e7f8      	b.n	800d95e <memmove+0x12>
 800d96c:	4402      	add	r2, r0
 800d96e:	4601      	mov	r1, r0
 800d970:	428a      	cmp	r2, r1
 800d972:	d100      	bne.n	800d976 <memmove+0x2a>
 800d974:	bd10      	pop	{r4, pc}
 800d976:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d97a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d97e:	e7f7      	b.n	800d970 <memmove+0x24>

0800d980 <_sbrk_r>:
 800d980:	b538      	push	{r3, r4, r5, lr}
 800d982:	4d06      	ldr	r5, [pc, #24]	@ (800d99c <_sbrk_r+0x1c>)
 800d984:	2300      	movs	r3, #0
 800d986:	4604      	mov	r4, r0
 800d988:	4608      	mov	r0, r1
 800d98a:	602b      	str	r3, [r5, #0]
 800d98c:	f7f6 fd5c 	bl	8004448 <_sbrk>
 800d990:	1c43      	adds	r3, r0, #1
 800d992:	d102      	bne.n	800d99a <_sbrk_r+0x1a>
 800d994:	682b      	ldr	r3, [r5, #0]
 800d996:	b103      	cbz	r3, 800d99a <_sbrk_r+0x1a>
 800d998:	6023      	str	r3, [r4, #0]
 800d99a:	bd38      	pop	{r3, r4, r5, pc}
 800d99c:	20000f1c 	.word	0x20000f1c

0800d9a0 <__assert_func>:
 800d9a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d9a2:	4614      	mov	r4, r2
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	4b09      	ldr	r3, [pc, #36]	@ (800d9cc <__assert_func+0x2c>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4605      	mov	r5, r0
 800d9ac:	68d8      	ldr	r0, [r3, #12]
 800d9ae:	b14c      	cbz	r4, 800d9c4 <__assert_func+0x24>
 800d9b0:	4b07      	ldr	r3, [pc, #28]	@ (800d9d0 <__assert_func+0x30>)
 800d9b2:	9100      	str	r1, [sp, #0]
 800d9b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d9b8:	4906      	ldr	r1, [pc, #24]	@ (800d9d4 <__assert_func+0x34>)
 800d9ba:	462b      	mov	r3, r5
 800d9bc:	f000 f870 	bl	800daa0 <fiprintf>
 800d9c0:	f000 f880 	bl	800dac4 <abort>
 800d9c4:	4b04      	ldr	r3, [pc, #16]	@ (800d9d8 <__assert_func+0x38>)
 800d9c6:	461c      	mov	r4, r3
 800d9c8:	e7f3      	b.n	800d9b2 <__assert_func+0x12>
 800d9ca:	bf00      	nop
 800d9cc:	200000c4 	.word	0x200000c4
 800d9d0:	08010fdd 	.word	0x08010fdd
 800d9d4:	08010fea 	.word	0x08010fea
 800d9d8:	08011018 	.word	0x08011018

0800d9dc <_calloc_r>:
 800d9dc:	b570      	push	{r4, r5, r6, lr}
 800d9de:	fba1 5402 	umull	r5, r4, r1, r2
 800d9e2:	b934      	cbnz	r4, 800d9f2 <_calloc_r+0x16>
 800d9e4:	4629      	mov	r1, r5
 800d9e6:	f7ff f9a7 	bl	800cd38 <_malloc_r>
 800d9ea:	4606      	mov	r6, r0
 800d9ec:	b928      	cbnz	r0, 800d9fa <_calloc_r+0x1e>
 800d9ee:	4630      	mov	r0, r6
 800d9f0:	bd70      	pop	{r4, r5, r6, pc}
 800d9f2:	220c      	movs	r2, #12
 800d9f4:	6002      	str	r2, [r0, #0]
 800d9f6:	2600      	movs	r6, #0
 800d9f8:	e7f9      	b.n	800d9ee <_calloc_r+0x12>
 800d9fa:	462a      	mov	r2, r5
 800d9fc:	4621      	mov	r1, r4
 800d9fe:	f7fe fa2e 	bl	800be5e <memset>
 800da02:	e7f4      	b.n	800d9ee <_calloc_r+0x12>

0800da04 <__ascii_mbtowc>:
 800da04:	b082      	sub	sp, #8
 800da06:	b901      	cbnz	r1, 800da0a <__ascii_mbtowc+0x6>
 800da08:	a901      	add	r1, sp, #4
 800da0a:	b142      	cbz	r2, 800da1e <__ascii_mbtowc+0x1a>
 800da0c:	b14b      	cbz	r3, 800da22 <__ascii_mbtowc+0x1e>
 800da0e:	7813      	ldrb	r3, [r2, #0]
 800da10:	600b      	str	r3, [r1, #0]
 800da12:	7812      	ldrb	r2, [r2, #0]
 800da14:	1e10      	subs	r0, r2, #0
 800da16:	bf18      	it	ne
 800da18:	2001      	movne	r0, #1
 800da1a:	b002      	add	sp, #8
 800da1c:	4770      	bx	lr
 800da1e:	4610      	mov	r0, r2
 800da20:	e7fb      	b.n	800da1a <__ascii_mbtowc+0x16>
 800da22:	f06f 0001 	mvn.w	r0, #1
 800da26:	e7f8      	b.n	800da1a <__ascii_mbtowc+0x16>

0800da28 <_realloc_r>:
 800da28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da2c:	4607      	mov	r7, r0
 800da2e:	4614      	mov	r4, r2
 800da30:	460d      	mov	r5, r1
 800da32:	b921      	cbnz	r1, 800da3e <_realloc_r+0x16>
 800da34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da38:	4611      	mov	r1, r2
 800da3a:	f7ff b97d 	b.w	800cd38 <_malloc_r>
 800da3e:	b92a      	cbnz	r2, 800da4c <_realloc_r+0x24>
 800da40:	f7ff f906 	bl	800cc50 <_free_r>
 800da44:	4625      	mov	r5, r4
 800da46:	4628      	mov	r0, r5
 800da48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da4c:	f000 f841 	bl	800dad2 <_malloc_usable_size_r>
 800da50:	4284      	cmp	r4, r0
 800da52:	4606      	mov	r6, r0
 800da54:	d802      	bhi.n	800da5c <_realloc_r+0x34>
 800da56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800da5a:	d8f4      	bhi.n	800da46 <_realloc_r+0x1e>
 800da5c:	4621      	mov	r1, r4
 800da5e:	4638      	mov	r0, r7
 800da60:	f7ff f96a 	bl	800cd38 <_malloc_r>
 800da64:	4680      	mov	r8, r0
 800da66:	b908      	cbnz	r0, 800da6c <_realloc_r+0x44>
 800da68:	4645      	mov	r5, r8
 800da6a:	e7ec      	b.n	800da46 <_realloc_r+0x1e>
 800da6c:	42b4      	cmp	r4, r6
 800da6e:	4622      	mov	r2, r4
 800da70:	4629      	mov	r1, r5
 800da72:	bf28      	it	cs
 800da74:	4632      	movcs	r2, r6
 800da76:	f7fe fa84 	bl	800bf82 <memcpy>
 800da7a:	4629      	mov	r1, r5
 800da7c:	4638      	mov	r0, r7
 800da7e:	f7ff f8e7 	bl	800cc50 <_free_r>
 800da82:	e7f1      	b.n	800da68 <_realloc_r+0x40>

0800da84 <__ascii_wctomb>:
 800da84:	4603      	mov	r3, r0
 800da86:	4608      	mov	r0, r1
 800da88:	b141      	cbz	r1, 800da9c <__ascii_wctomb+0x18>
 800da8a:	2aff      	cmp	r2, #255	@ 0xff
 800da8c:	d904      	bls.n	800da98 <__ascii_wctomb+0x14>
 800da8e:	228a      	movs	r2, #138	@ 0x8a
 800da90:	601a      	str	r2, [r3, #0]
 800da92:	f04f 30ff 	mov.w	r0, #4294967295
 800da96:	4770      	bx	lr
 800da98:	700a      	strb	r2, [r1, #0]
 800da9a:	2001      	movs	r0, #1
 800da9c:	4770      	bx	lr
	...

0800daa0 <fiprintf>:
 800daa0:	b40e      	push	{r1, r2, r3}
 800daa2:	b503      	push	{r0, r1, lr}
 800daa4:	4601      	mov	r1, r0
 800daa6:	ab03      	add	r3, sp, #12
 800daa8:	4805      	ldr	r0, [pc, #20]	@ (800dac0 <fiprintf+0x20>)
 800daaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800daae:	6800      	ldr	r0, [r0, #0]
 800dab0:	9301      	str	r3, [sp, #4]
 800dab2:	f000 f83f 	bl	800db34 <_vfiprintf_r>
 800dab6:	b002      	add	sp, #8
 800dab8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dabc:	b003      	add	sp, #12
 800dabe:	4770      	bx	lr
 800dac0:	200000c4 	.word	0x200000c4

0800dac4 <abort>:
 800dac4:	b508      	push	{r3, lr}
 800dac6:	2006      	movs	r0, #6
 800dac8:	f000 fa08 	bl	800dedc <raise>
 800dacc:	2001      	movs	r0, #1
 800dace:	f7f6 fc43 	bl	8004358 <_exit>

0800dad2 <_malloc_usable_size_r>:
 800dad2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dad6:	1f18      	subs	r0, r3, #4
 800dad8:	2b00      	cmp	r3, #0
 800dada:	bfbc      	itt	lt
 800dadc:	580b      	ldrlt	r3, [r1, r0]
 800dade:	18c0      	addlt	r0, r0, r3
 800dae0:	4770      	bx	lr

0800dae2 <__sfputc_r>:
 800dae2:	6893      	ldr	r3, [r2, #8]
 800dae4:	3b01      	subs	r3, #1
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	b410      	push	{r4}
 800daea:	6093      	str	r3, [r2, #8]
 800daec:	da08      	bge.n	800db00 <__sfputc_r+0x1e>
 800daee:	6994      	ldr	r4, [r2, #24]
 800daf0:	42a3      	cmp	r3, r4
 800daf2:	db01      	blt.n	800daf8 <__sfputc_r+0x16>
 800daf4:	290a      	cmp	r1, #10
 800daf6:	d103      	bne.n	800db00 <__sfputc_r+0x1e>
 800daf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dafc:	f000 b932 	b.w	800dd64 <__swbuf_r>
 800db00:	6813      	ldr	r3, [r2, #0]
 800db02:	1c58      	adds	r0, r3, #1
 800db04:	6010      	str	r0, [r2, #0]
 800db06:	7019      	strb	r1, [r3, #0]
 800db08:	4608      	mov	r0, r1
 800db0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db0e:	4770      	bx	lr

0800db10 <__sfputs_r>:
 800db10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db12:	4606      	mov	r6, r0
 800db14:	460f      	mov	r7, r1
 800db16:	4614      	mov	r4, r2
 800db18:	18d5      	adds	r5, r2, r3
 800db1a:	42ac      	cmp	r4, r5
 800db1c:	d101      	bne.n	800db22 <__sfputs_r+0x12>
 800db1e:	2000      	movs	r0, #0
 800db20:	e007      	b.n	800db32 <__sfputs_r+0x22>
 800db22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db26:	463a      	mov	r2, r7
 800db28:	4630      	mov	r0, r6
 800db2a:	f7ff ffda 	bl	800dae2 <__sfputc_r>
 800db2e:	1c43      	adds	r3, r0, #1
 800db30:	d1f3      	bne.n	800db1a <__sfputs_r+0xa>
 800db32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db34 <_vfiprintf_r>:
 800db34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db38:	460d      	mov	r5, r1
 800db3a:	b09d      	sub	sp, #116	@ 0x74
 800db3c:	4614      	mov	r4, r2
 800db3e:	4698      	mov	r8, r3
 800db40:	4606      	mov	r6, r0
 800db42:	b118      	cbz	r0, 800db4c <_vfiprintf_r+0x18>
 800db44:	6a03      	ldr	r3, [r0, #32]
 800db46:	b90b      	cbnz	r3, 800db4c <_vfiprintf_r+0x18>
 800db48:	f7fe f8b8 	bl	800bcbc <__sinit>
 800db4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db4e:	07d9      	lsls	r1, r3, #31
 800db50:	d405      	bmi.n	800db5e <_vfiprintf_r+0x2a>
 800db52:	89ab      	ldrh	r3, [r5, #12]
 800db54:	059a      	lsls	r2, r3, #22
 800db56:	d402      	bmi.n	800db5e <_vfiprintf_r+0x2a>
 800db58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db5a:	f7fe fa10 	bl	800bf7e <__retarget_lock_acquire_recursive>
 800db5e:	89ab      	ldrh	r3, [r5, #12]
 800db60:	071b      	lsls	r3, r3, #28
 800db62:	d501      	bpl.n	800db68 <_vfiprintf_r+0x34>
 800db64:	692b      	ldr	r3, [r5, #16]
 800db66:	b99b      	cbnz	r3, 800db90 <_vfiprintf_r+0x5c>
 800db68:	4629      	mov	r1, r5
 800db6a:	4630      	mov	r0, r6
 800db6c:	f000 f938 	bl	800dde0 <__swsetup_r>
 800db70:	b170      	cbz	r0, 800db90 <_vfiprintf_r+0x5c>
 800db72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db74:	07dc      	lsls	r4, r3, #31
 800db76:	d504      	bpl.n	800db82 <_vfiprintf_r+0x4e>
 800db78:	f04f 30ff 	mov.w	r0, #4294967295
 800db7c:	b01d      	add	sp, #116	@ 0x74
 800db7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db82:	89ab      	ldrh	r3, [r5, #12]
 800db84:	0598      	lsls	r0, r3, #22
 800db86:	d4f7      	bmi.n	800db78 <_vfiprintf_r+0x44>
 800db88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db8a:	f7fe f9f9 	bl	800bf80 <__retarget_lock_release_recursive>
 800db8e:	e7f3      	b.n	800db78 <_vfiprintf_r+0x44>
 800db90:	2300      	movs	r3, #0
 800db92:	9309      	str	r3, [sp, #36]	@ 0x24
 800db94:	2320      	movs	r3, #32
 800db96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800db9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800db9e:	2330      	movs	r3, #48	@ 0x30
 800dba0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dd50 <_vfiprintf_r+0x21c>
 800dba4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dba8:	f04f 0901 	mov.w	r9, #1
 800dbac:	4623      	mov	r3, r4
 800dbae:	469a      	mov	sl, r3
 800dbb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbb4:	b10a      	cbz	r2, 800dbba <_vfiprintf_r+0x86>
 800dbb6:	2a25      	cmp	r2, #37	@ 0x25
 800dbb8:	d1f9      	bne.n	800dbae <_vfiprintf_r+0x7a>
 800dbba:	ebba 0b04 	subs.w	fp, sl, r4
 800dbbe:	d00b      	beq.n	800dbd8 <_vfiprintf_r+0xa4>
 800dbc0:	465b      	mov	r3, fp
 800dbc2:	4622      	mov	r2, r4
 800dbc4:	4629      	mov	r1, r5
 800dbc6:	4630      	mov	r0, r6
 800dbc8:	f7ff ffa2 	bl	800db10 <__sfputs_r>
 800dbcc:	3001      	adds	r0, #1
 800dbce:	f000 80a7 	beq.w	800dd20 <_vfiprintf_r+0x1ec>
 800dbd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbd4:	445a      	add	r2, fp
 800dbd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dbd8:	f89a 3000 	ldrb.w	r3, [sl]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	f000 809f 	beq.w	800dd20 <_vfiprintf_r+0x1ec>
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	f04f 32ff 	mov.w	r2, #4294967295
 800dbe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dbec:	f10a 0a01 	add.w	sl, sl, #1
 800dbf0:	9304      	str	r3, [sp, #16]
 800dbf2:	9307      	str	r3, [sp, #28]
 800dbf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dbf8:	931a      	str	r3, [sp, #104]	@ 0x68
 800dbfa:	4654      	mov	r4, sl
 800dbfc:	2205      	movs	r2, #5
 800dbfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc02:	4853      	ldr	r0, [pc, #332]	@ (800dd50 <_vfiprintf_r+0x21c>)
 800dc04:	f7f2 fb04 	bl	8000210 <memchr>
 800dc08:	9a04      	ldr	r2, [sp, #16]
 800dc0a:	b9d8      	cbnz	r0, 800dc44 <_vfiprintf_r+0x110>
 800dc0c:	06d1      	lsls	r1, r2, #27
 800dc0e:	bf44      	itt	mi
 800dc10:	2320      	movmi	r3, #32
 800dc12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc16:	0713      	lsls	r3, r2, #28
 800dc18:	bf44      	itt	mi
 800dc1a:	232b      	movmi	r3, #43	@ 0x2b
 800dc1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc20:	f89a 3000 	ldrb.w	r3, [sl]
 800dc24:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc26:	d015      	beq.n	800dc54 <_vfiprintf_r+0x120>
 800dc28:	9a07      	ldr	r2, [sp, #28]
 800dc2a:	4654      	mov	r4, sl
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	f04f 0c0a 	mov.w	ip, #10
 800dc32:	4621      	mov	r1, r4
 800dc34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc38:	3b30      	subs	r3, #48	@ 0x30
 800dc3a:	2b09      	cmp	r3, #9
 800dc3c:	d94b      	bls.n	800dcd6 <_vfiprintf_r+0x1a2>
 800dc3e:	b1b0      	cbz	r0, 800dc6e <_vfiprintf_r+0x13a>
 800dc40:	9207      	str	r2, [sp, #28]
 800dc42:	e014      	b.n	800dc6e <_vfiprintf_r+0x13a>
 800dc44:	eba0 0308 	sub.w	r3, r0, r8
 800dc48:	fa09 f303 	lsl.w	r3, r9, r3
 800dc4c:	4313      	orrs	r3, r2
 800dc4e:	9304      	str	r3, [sp, #16]
 800dc50:	46a2      	mov	sl, r4
 800dc52:	e7d2      	b.n	800dbfa <_vfiprintf_r+0xc6>
 800dc54:	9b03      	ldr	r3, [sp, #12]
 800dc56:	1d19      	adds	r1, r3, #4
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	9103      	str	r1, [sp, #12]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	bfbb      	ittet	lt
 800dc60:	425b      	neglt	r3, r3
 800dc62:	f042 0202 	orrlt.w	r2, r2, #2
 800dc66:	9307      	strge	r3, [sp, #28]
 800dc68:	9307      	strlt	r3, [sp, #28]
 800dc6a:	bfb8      	it	lt
 800dc6c:	9204      	strlt	r2, [sp, #16]
 800dc6e:	7823      	ldrb	r3, [r4, #0]
 800dc70:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc72:	d10a      	bne.n	800dc8a <_vfiprintf_r+0x156>
 800dc74:	7863      	ldrb	r3, [r4, #1]
 800dc76:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc78:	d132      	bne.n	800dce0 <_vfiprintf_r+0x1ac>
 800dc7a:	9b03      	ldr	r3, [sp, #12]
 800dc7c:	1d1a      	adds	r2, r3, #4
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	9203      	str	r2, [sp, #12]
 800dc82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dc86:	3402      	adds	r4, #2
 800dc88:	9305      	str	r3, [sp, #20]
 800dc8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dd60 <_vfiprintf_r+0x22c>
 800dc8e:	7821      	ldrb	r1, [r4, #0]
 800dc90:	2203      	movs	r2, #3
 800dc92:	4650      	mov	r0, sl
 800dc94:	f7f2 fabc 	bl	8000210 <memchr>
 800dc98:	b138      	cbz	r0, 800dcaa <_vfiprintf_r+0x176>
 800dc9a:	9b04      	ldr	r3, [sp, #16]
 800dc9c:	eba0 000a 	sub.w	r0, r0, sl
 800dca0:	2240      	movs	r2, #64	@ 0x40
 800dca2:	4082      	lsls	r2, r0
 800dca4:	4313      	orrs	r3, r2
 800dca6:	3401      	adds	r4, #1
 800dca8:	9304      	str	r3, [sp, #16]
 800dcaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcae:	4829      	ldr	r0, [pc, #164]	@ (800dd54 <_vfiprintf_r+0x220>)
 800dcb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dcb4:	2206      	movs	r2, #6
 800dcb6:	f7f2 faab 	bl	8000210 <memchr>
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d03f      	beq.n	800dd3e <_vfiprintf_r+0x20a>
 800dcbe:	4b26      	ldr	r3, [pc, #152]	@ (800dd58 <_vfiprintf_r+0x224>)
 800dcc0:	bb1b      	cbnz	r3, 800dd0a <_vfiprintf_r+0x1d6>
 800dcc2:	9b03      	ldr	r3, [sp, #12]
 800dcc4:	3307      	adds	r3, #7
 800dcc6:	f023 0307 	bic.w	r3, r3, #7
 800dcca:	3308      	adds	r3, #8
 800dccc:	9303      	str	r3, [sp, #12]
 800dcce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcd0:	443b      	add	r3, r7
 800dcd2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcd4:	e76a      	b.n	800dbac <_vfiprintf_r+0x78>
 800dcd6:	fb0c 3202 	mla	r2, ip, r2, r3
 800dcda:	460c      	mov	r4, r1
 800dcdc:	2001      	movs	r0, #1
 800dcde:	e7a8      	b.n	800dc32 <_vfiprintf_r+0xfe>
 800dce0:	2300      	movs	r3, #0
 800dce2:	3401      	adds	r4, #1
 800dce4:	9305      	str	r3, [sp, #20]
 800dce6:	4619      	mov	r1, r3
 800dce8:	f04f 0c0a 	mov.w	ip, #10
 800dcec:	4620      	mov	r0, r4
 800dcee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcf2:	3a30      	subs	r2, #48	@ 0x30
 800dcf4:	2a09      	cmp	r2, #9
 800dcf6:	d903      	bls.n	800dd00 <_vfiprintf_r+0x1cc>
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d0c6      	beq.n	800dc8a <_vfiprintf_r+0x156>
 800dcfc:	9105      	str	r1, [sp, #20]
 800dcfe:	e7c4      	b.n	800dc8a <_vfiprintf_r+0x156>
 800dd00:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd04:	4604      	mov	r4, r0
 800dd06:	2301      	movs	r3, #1
 800dd08:	e7f0      	b.n	800dcec <_vfiprintf_r+0x1b8>
 800dd0a:	ab03      	add	r3, sp, #12
 800dd0c:	9300      	str	r3, [sp, #0]
 800dd0e:	462a      	mov	r2, r5
 800dd10:	4b12      	ldr	r3, [pc, #72]	@ (800dd5c <_vfiprintf_r+0x228>)
 800dd12:	a904      	add	r1, sp, #16
 800dd14:	4630      	mov	r0, r6
 800dd16:	f7fd fb8f 	bl	800b438 <_printf_float>
 800dd1a:	4607      	mov	r7, r0
 800dd1c:	1c78      	adds	r0, r7, #1
 800dd1e:	d1d6      	bne.n	800dcce <_vfiprintf_r+0x19a>
 800dd20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd22:	07d9      	lsls	r1, r3, #31
 800dd24:	d405      	bmi.n	800dd32 <_vfiprintf_r+0x1fe>
 800dd26:	89ab      	ldrh	r3, [r5, #12]
 800dd28:	059a      	lsls	r2, r3, #22
 800dd2a:	d402      	bmi.n	800dd32 <_vfiprintf_r+0x1fe>
 800dd2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd2e:	f7fe f927 	bl	800bf80 <__retarget_lock_release_recursive>
 800dd32:	89ab      	ldrh	r3, [r5, #12]
 800dd34:	065b      	lsls	r3, r3, #25
 800dd36:	f53f af1f 	bmi.w	800db78 <_vfiprintf_r+0x44>
 800dd3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd3c:	e71e      	b.n	800db7c <_vfiprintf_r+0x48>
 800dd3e:	ab03      	add	r3, sp, #12
 800dd40:	9300      	str	r3, [sp, #0]
 800dd42:	462a      	mov	r2, r5
 800dd44:	4b05      	ldr	r3, [pc, #20]	@ (800dd5c <_vfiprintf_r+0x228>)
 800dd46:	a904      	add	r1, sp, #16
 800dd48:	4630      	mov	r0, r6
 800dd4a:	f7fd fe0d 	bl	800b968 <_printf_i>
 800dd4e:	e7e4      	b.n	800dd1a <_vfiprintf_r+0x1e6>
 800dd50:	08010fc2 	.word	0x08010fc2
 800dd54:	08010fcc 	.word	0x08010fcc
 800dd58:	0800b439 	.word	0x0800b439
 800dd5c:	0800db11 	.word	0x0800db11
 800dd60:	08010fc8 	.word	0x08010fc8

0800dd64 <__swbuf_r>:
 800dd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd66:	460e      	mov	r6, r1
 800dd68:	4614      	mov	r4, r2
 800dd6a:	4605      	mov	r5, r0
 800dd6c:	b118      	cbz	r0, 800dd76 <__swbuf_r+0x12>
 800dd6e:	6a03      	ldr	r3, [r0, #32]
 800dd70:	b90b      	cbnz	r3, 800dd76 <__swbuf_r+0x12>
 800dd72:	f7fd ffa3 	bl	800bcbc <__sinit>
 800dd76:	69a3      	ldr	r3, [r4, #24]
 800dd78:	60a3      	str	r3, [r4, #8]
 800dd7a:	89a3      	ldrh	r3, [r4, #12]
 800dd7c:	071a      	lsls	r2, r3, #28
 800dd7e:	d501      	bpl.n	800dd84 <__swbuf_r+0x20>
 800dd80:	6923      	ldr	r3, [r4, #16]
 800dd82:	b943      	cbnz	r3, 800dd96 <__swbuf_r+0x32>
 800dd84:	4621      	mov	r1, r4
 800dd86:	4628      	mov	r0, r5
 800dd88:	f000 f82a 	bl	800dde0 <__swsetup_r>
 800dd8c:	b118      	cbz	r0, 800dd96 <__swbuf_r+0x32>
 800dd8e:	f04f 37ff 	mov.w	r7, #4294967295
 800dd92:	4638      	mov	r0, r7
 800dd94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd96:	6823      	ldr	r3, [r4, #0]
 800dd98:	6922      	ldr	r2, [r4, #16]
 800dd9a:	1a98      	subs	r0, r3, r2
 800dd9c:	6963      	ldr	r3, [r4, #20]
 800dd9e:	b2f6      	uxtb	r6, r6
 800dda0:	4283      	cmp	r3, r0
 800dda2:	4637      	mov	r7, r6
 800dda4:	dc05      	bgt.n	800ddb2 <__swbuf_r+0x4e>
 800dda6:	4621      	mov	r1, r4
 800dda8:	4628      	mov	r0, r5
 800ddaa:	f7ff fda7 	bl	800d8fc <_fflush_r>
 800ddae:	2800      	cmp	r0, #0
 800ddb0:	d1ed      	bne.n	800dd8e <__swbuf_r+0x2a>
 800ddb2:	68a3      	ldr	r3, [r4, #8]
 800ddb4:	3b01      	subs	r3, #1
 800ddb6:	60a3      	str	r3, [r4, #8]
 800ddb8:	6823      	ldr	r3, [r4, #0]
 800ddba:	1c5a      	adds	r2, r3, #1
 800ddbc:	6022      	str	r2, [r4, #0]
 800ddbe:	701e      	strb	r6, [r3, #0]
 800ddc0:	6962      	ldr	r2, [r4, #20]
 800ddc2:	1c43      	adds	r3, r0, #1
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d004      	beq.n	800ddd2 <__swbuf_r+0x6e>
 800ddc8:	89a3      	ldrh	r3, [r4, #12]
 800ddca:	07db      	lsls	r3, r3, #31
 800ddcc:	d5e1      	bpl.n	800dd92 <__swbuf_r+0x2e>
 800ddce:	2e0a      	cmp	r6, #10
 800ddd0:	d1df      	bne.n	800dd92 <__swbuf_r+0x2e>
 800ddd2:	4621      	mov	r1, r4
 800ddd4:	4628      	mov	r0, r5
 800ddd6:	f7ff fd91 	bl	800d8fc <_fflush_r>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	d0d9      	beq.n	800dd92 <__swbuf_r+0x2e>
 800ddde:	e7d6      	b.n	800dd8e <__swbuf_r+0x2a>

0800dde0 <__swsetup_r>:
 800dde0:	b538      	push	{r3, r4, r5, lr}
 800dde2:	4b29      	ldr	r3, [pc, #164]	@ (800de88 <__swsetup_r+0xa8>)
 800dde4:	4605      	mov	r5, r0
 800dde6:	6818      	ldr	r0, [r3, #0]
 800dde8:	460c      	mov	r4, r1
 800ddea:	b118      	cbz	r0, 800ddf4 <__swsetup_r+0x14>
 800ddec:	6a03      	ldr	r3, [r0, #32]
 800ddee:	b90b      	cbnz	r3, 800ddf4 <__swsetup_r+0x14>
 800ddf0:	f7fd ff64 	bl	800bcbc <__sinit>
 800ddf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddf8:	0719      	lsls	r1, r3, #28
 800ddfa:	d422      	bmi.n	800de42 <__swsetup_r+0x62>
 800ddfc:	06da      	lsls	r2, r3, #27
 800ddfe:	d407      	bmi.n	800de10 <__swsetup_r+0x30>
 800de00:	2209      	movs	r2, #9
 800de02:	602a      	str	r2, [r5, #0]
 800de04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de08:	81a3      	strh	r3, [r4, #12]
 800de0a:	f04f 30ff 	mov.w	r0, #4294967295
 800de0e:	e033      	b.n	800de78 <__swsetup_r+0x98>
 800de10:	0758      	lsls	r0, r3, #29
 800de12:	d512      	bpl.n	800de3a <__swsetup_r+0x5a>
 800de14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de16:	b141      	cbz	r1, 800de2a <__swsetup_r+0x4a>
 800de18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de1c:	4299      	cmp	r1, r3
 800de1e:	d002      	beq.n	800de26 <__swsetup_r+0x46>
 800de20:	4628      	mov	r0, r5
 800de22:	f7fe ff15 	bl	800cc50 <_free_r>
 800de26:	2300      	movs	r3, #0
 800de28:	6363      	str	r3, [r4, #52]	@ 0x34
 800de2a:	89a3      	ldrh	r3, [r4, #12]
 800de2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de30:	81a3      	strh	r3, [r4, #12]
 800de32:	2300      	movs	r3, #0
 800de34:	6063      	str	r3, [r4, #4]
 800de36:	6923      	ldr	r3, [r4, #16]
 800de38:	6023      	str	r3, [r4, #0]
 800de3a:	89a3      	ldrh	r3, [r4, #12]
 800de3c:	f043 0308 	orr.w	r3, r3, #8
 800de40:	81a3      	strh	r3, [r4, #12]
 800de42:	6923      	ldr	r3, [r4, #16]
 800de44:	b94b      	cbnz	r3, 800de5a <__swsetup_r+0x7a>
 800de46:	89a3      	ldrh	r3, [r4, #12]
 800de48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de50:	d003      	beq.n	800de5a <__swsetup_r+0x7a>
 800de52:	4621      	mov	r1, r4
 800de54:	4628      	mov	r0, r5
 800de56:	f000 f883 	bl	800df60 <__smakebuf_r>
 800de5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de5e:	f013 0201 	ands.w	r2, r3, #1
 800de62:	d00a      	beq.n	800de7a <__swsetup_r+0x9a>
 800de64:	2200      	movs	r2, #0
 800de66:	60a2      	str	r2, [r4, #8]
 800de68:	6962      	ldr	r2, [r4, #20]
 800de6a:	4252      	negs	r2, r2
 800de6c:	61a2      	str	r2, [r4, #24]
 800de6e:	6922      	ldr	r2, [r4, #16]
 800de70:	b942      	cbnz	r2, 800de84 <__swsetup_r+0xa4>
 800de72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de76:	d1c5      	bne.n	800de04 <__swsetup_r+0x24>
 800de78:	bd38      	pop	{r3, r4, r5, pc}
 800de7a:	0799      	lsls	r1, r3, #30
 800de7c:	bf58      	it	pl
 800de7e:	6962      	ldrpl	r2, [r4, #20]
 800de80:	60a2      	str	r2, [r4, #8]
 800de82:	e7f4      	b.n	800de6e <__swsetup_r+0x8e>
 800de84:	2000      	movs	r0, #0
 800de86:	e7f7      	b.n	800de78 <__swsetup_r+0x98>
 800de88:	200000c4 	.word	0x200000c4

0800de8c <_raise_r>:
 800de8c:	291f      	cmp	r1, #31
 800de8e:	b538      	push	{r3, r4, r5, lr}
 800de90:	4605      	mov	r5, r0
 800de92:	460c      	mov	r4, r1
 800de94:	d904      	bls.n	800dea0 <_raise_r+0x14>
 800de96:	2316      	movs	r3, #22
 800de98:	6003      	str	r3, [r0, #0]
 800de9a:	f04f 30ff 	mov.w	r0, #4294967295
 800de9e:	bd38      	pop	{r3, r4, r5, pc}
 800dea0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dea2:	b112      	cbz	r2, 800deaa <_raise_r+0x1e>
 800dea4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dea8:	b94b      	cbnz	r3, 800debe <_raise_r+0x32>
 800deaa:	4628      	mov	r0, r5
 800deac:	f000 f830 	bl	800df10 <_getpid_r>
 800deb0:	4622      	mov	r2, r4
 800deb2:	4601      	mov	r1, r0
 800deb4:	4628      	mov	r0, r5
 800deb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800deba:	f000 b817 	b.w	800deec <_kill_r>
 800debe:	2b01      	cmp	r3, #1
 800dec0:	d00a      	beq.n	800ded8 <_raise_r+0x4c>
 800dec2:	1c59      	adds	r1, r3, #1
 800dec4:	d103      	bne.n	800dece <_raise_r+0x42>
 800dec6:	2316      	movs	r3, #22
 800dec8:	6003      	str	r3, [r0, #0]
 800deca:	2001      	movs	r0, #1
 800decc:	e7e7      	b.n	800de9e <_raise_r+0x12>
 800dece:	2100      	movs	r1, #0
 800ded0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ded4:	4620      	mov	r0, r4
 800ded6:	4798      	blx	r3
 800ded8:	2000      	movs	r0, #0
 800deda:	e7e0      	b.n	800de9e <_raise_r+0x12>

0800dedc <raise>:
 800dedc:	4b02      	ldr	r3, [pc, #8]	@ (800dee8 <raise+0xc>)
 800dede:	4601      	mov	r1, r0
 800dee0:	6818      	ldr	r0, [r3, #0]
 800dee2:	f7ff bfd3 	b.w	800de8c <_raise_r>
 800dee6:	bf00      	nop
 800dee8:	200000c4 	.word	0x200000c4

0800deec <_kill_r>:
 800deec:	b538      	push	{r3, r4, r5, lr}
 800deee:	4d07      	ldr	r5, [pc, #28]	@ (800df0c <_kill_r+0x20>)
 800def0:	2300      	movs	r3, #0
 800def2:	4604      	mov	r4, r0
 800def4:	4608      	mov	r0, r1
 800def6:	4611      	mov	r1, r2
 800def8:	602b      	str	r3, [r5, #0]
 800defa:	f7f6 fa1d 	bl	8004338 <_kill>
 800defe:	1c43      	adds	r3, r0, #1
 800df00:	d102      	bne.n	800df08 <_kill_r+0x1c>
 800df02:	682b      	ldr	r3, [r5, #0]
 800df04:	b103      	cbz	r3, 800df08 <_kill_r+0x1c>
 800df06:	6023      	str	r3, [r4, #0]
 800df08:	bd38      	pop	{r3, r4, r5, pc}
 800df0a:	bf00      	nop
 800df0c:	20000f1c 	.word	0x20000f1c

0800df10 <_getpid_r>:
 800df10:	f7f6 ba0a 	b.w	8004328 <_getpid>

0800df14 <__swhatbuf_r>:
 800df14:	b570      	push	{r4, r5, r6, lr}
 800df16:	460c      	mov	r4, r1
 800df18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df1c:	2900      	cmp	r1, #0
 800df1e:	b096      	sub	sp, #88	@ 0x58
 800df20:	4615      	mov	r5, r2
 800df22:	461e      	mov	r6, r3
 800df24:	da0d      	bge.n	800df42 <__swhatbuf_r+0x2e>
 800df26:	89a3      	ldrh	r3, [r4, #12]
 800df28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800df2c:	f04f 0100 	mov.w	r1, #0
 800df30:	bf14      	ite	ne
 800df32:	2340      	movne	r3, #64	@ 0x40
 800df34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800df38:	2000      	movs	r0, #0
 800df3a:	6031      	str	r1, [r6, #0]
 800df3c:	602b      	str	r3, [r5, #0]
 800df3e:	b016      	add	sp, #88	@ 0x58
 800df40:	bd70      	pop	{r4, r5, r6, pc}
 800df42:	466a      	mov	r2, sp
 800df44:	f000 f848 	bl	800dfd8 <_fstat_r>
 800df48:	2800      	cmp	r0, #0
 800df4a:	dbec      	blt.n	800df26 <__swhatbuf_r+0x12>
 800df4c:	9901      	ldr	r1, [sp, #4]
 800df4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df56:	4259      	negs	r1, r3
 800df58:	4159      	adcs	r1, r3
 800df5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df5e:	e7eb      	b.n	800df38 <__swhatbuf_r+0x24>

0800df60 <__smakebuf_r>:
 800df60:	898b      	ldrh	r3, [r1, #12]
 800df62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df64:	079d      	lsls	r5, r3, #30
 800df66:	4606      	mov	r6, r0
 800df68:	460c      	mov	r4, r1
 800df6a:	d507      	bpl.n	800df7c <__smakebuf_r+0x1c>
 800df6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df70:	6023      	str	r3, [r4, #0]
 800df72:	6123      	str	r3, [r4, #16]
 800df74:	2301      	movs	r3, #1
 800df76:	6163      	str	r3, [r4, #20]
 800df78:	b003      	add	sp, #12
 800df7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df7c:	ab01      	add	r3, sp, #4
 800df7e:	466a      	mov	r2, sp
 800df80:	f7ff ffc8 	bl	800df14 <__swhatbuf_r>
 800df84:	9f00      	ldr	r7, [sp, #0]
 800df86:	4605      	mov	r5, r0
 800df88:	4639      	mov	r1, r7
 800df8a:	4630      	mov	r0, r6
 800df8c:	f7fe fed4 	bl	800cd38 <_malloc_r>
 800df90:	b948      	cbnz	r0, 800dfa6 <__smakebuf_r+0x46>
 800df92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df96:	059a      	lsls	r2, r3, #22
 800df98:	d4ee      	bmi.n	800df78 <__smakebuf_r+0x18>
 800df9a:	f023 0303 	bic.w	r3, r3, #3
 800df9e:	f043 0302 	orr.w	r3, r3, #2
 800dfa2:	81a3      	strh	r3, [r4, #12]
 800dfa4:	e7e2      	b.n	800df6c <__smakebuf_r+0xc>
 800dfa6:	89a3      	ldrh	r3, [r4, #12]
 800dfa8:	6020      	str	r0, [r4, #0]
 800dfaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfae:	81a3      	strh	r3, [r4, #12]
 800dfb0:	9b01      	ldr	r3, [sp, #4]
 800dfb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dfb6:	b15b      	cbz	r3, 800dfd0 <__smakebuf_r+0x70>
 800dfb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	f000 f81d 	bl	800dffc <_isatty_r>
 800dfc2:	b128      	cbz	r0, 800dfd0 <__smakebuf_r+0x70>
 800dfc4:	89a3      	ldrh	r3, [r4, #12]
 800dfc6:	f023 0303 	bic.w	r3, r3, #3
 800dfca:	f043 0301 	orr.w	r3, r3, #1
 800dfce:	81a3      	strh	r3, [r4, #12]
 800dfd0:	89a3      	ldrh	r3, [r4, #12]
 800dfd2:	431d      	orrs	r5, r3
 800dfd4:	81a5      	strh	r5, [r4, #12]
 800dfd6:	e7cf      	b.n	800df78 <__smakebuf_r+0x18>

0800dfd8 <_fstat_r>:
 800dfd8:	b538      	push	{r3, r4, r5, lr}
 800dfda:	4d07      	ldr	r5, [pc, #28]	@ (800dff8 <_fstat_r+0x20>)
 800dfdc:	2300      	movs	r3, #0
 800dfde:	4604      	mov	r4, r0
 800dfe0:	4608      	mov	r0, r1
 800dfe2:	4611      	mov	r1, r2
 800dfe4:	602b      	str	r3, [r5, #0]
 800dfe6:	f7f6 fa07 	bl	80043f8 <_fstat>
 800dfea:	1c43      	adds	r3, r0, #1
 800dfec:	d102      	bne.n	800dff4 <_fstat_r+0x1c>
 800dfee:	682b      	ldr	r3, [r5, #0]
 800dff0:	b103      	cbz	r3, 800dff4 <_fstat_r+0x1c>
 800dff2:	6023      	str	r3, [r4, #0]
 800dff4:	bd38      	pop	{r3, r4, r5, pc}
 800dff6:	bf00      	nop
 800dff8:	20000f1c 	.word	0x20000f1c

0800dffc <_isatty_r>:
 800dffc:	b538      	push	{r3, r4, r5, lr}
 800dffe:	4d06      	ldr	r5, [pc, #24]	@ (800e018 <_isatty_r+0x1c>)
 800e000:	2300      	movs	r3, #0
 800e002:	4604      	mov	r4, r0
 800e004:	4608      	mov	r0, r1
 800e006:	602b      	str	r3, [r5, #0]
 800e008:	f7f6 fa06 	bl	8004418 <_isatty>
 800e00c:	1c43      	adds	r3, r0, #1
 800e00e:	d102      	bne.n	800e016 <_isatty_r+0x1a>
 800e010:	682b      	ldr	r3, [r5, #0]
 800e012:	b103      	cbz	r3, 800e016 <_isatty_r+0x1a>
 800e014:	6023      	str	r3, [r4, #0]
 800e016:	bd38      	pop	{r3, r4, r5, pc}
 800e018:	20000f1c 	.word	0x20000f1c

0800e01c <fmaxf>:
 800e01c:	b508      	push	{r3, lr}
 800e01e:	ed2d 8b02 	vpush	{d8}
 800e022:	eeb0 8a40 	vmov.f32	s16, s0
 800e026:	eef0 8a60 	vmov.f32	s17, s1
 800e02a:	f000 f831 	bl	800e090 <__fpclassifyf>
 800e02e:	b930      	cbnz	r0, 800e03e <fmaxf+0x22>
 800e030:	eeb0 8a68 	vmov.f32	s16, s17
 800e034:	eeb0 0a48 	vmov.f32	s0, s16
 800e038:	ecbd 8b02 	vpop	{d8}
 800e03c:	bd08      	pop	{r3, pc}
 800e03e:	eeb0 0a68 	vmov.f32	s0, s17
 800e042:	f000 f825 	bl	800e090 <__fpclassifyf>
 800e046:	2800      	cmp	r0, #0
 800e048:	d0f4      	beq.n	800e034 <fmaxf+0x18>
 800e04a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e04e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e052:	dded      	ble.n	800e030 <fmaxf+0x14>
 800e054:	e7ee      	b.n	800e034 <fmaxf+0x18>

0800e056 <fminf>:
 800e056:	b508      	push	{r3, lr}
 800e058:	ed2d 8b02 	vpush	{d8}
 800e05c:	eeb0 8a40 	vmov.f32	s16, s0
 800e060:	eef0 8a60 	vmov.f32	s17, s1
 800e064:	f000 f814 	bl	800e090 <__fpclassifyf>
 800e068:	b930      	cbnz	r0, 800e078 <fminf+0x22>
 800e06a:	eeb0 8a68 	vmov.f32	s16, s17
 800e06e:	eeb0 0a48 	vmov.f32	s0, s16
 800e072:	ecbd 8b02 	vpop	{d8}
 800e076:	bd08      	pop	{r3, pc}
 800e078:	eeb0 0a68 	vmov.f32	s0, s17
 800e07c:	f000 f808 	bl	800e090 <__fpclassifyf>
 800e080:	2800      	cmp	r0, #0
 800e082:	d0f4      	beq.n	800e06e <fminf+0x18>
 800e084:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e08c:	d5ed      	bpl.n	800e06a <fminf+0x14>
 800e08e:	e7ee      	b.n	800e06e <fminf+0x18>

0800e090 <__fpclassifyf>:
 800e090:	ee10 3a10 	vmov	r3, s0
 800e094:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e098:	d00d      	beq.n	800e0b6 <__fpclassifyf+0x26>
 800e09a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e09e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e0a2:	d30a      	bcc.n	800e0ba <__fpclassifyf+0x2a>
 800e0a4:	4b07      	ldr	r3, [pc, #28]	@ (800e0c4 <__fpclassifyf+0x34>)
 800e0a6:	1e42      	subs	r2, r0, #1
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d908      	bls.n	800e0be <__fpclassifyf+0x2e>
 800e0ac:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e0b0:	4258      	negs	r0, r3
 800e0b2:	4158      	adcs	r0, r3
 800e0b4:	4770      	bx	lr
 800e0b6:	2002      	movs	r0, #2
 800e0b8:	4770      	bx	lr
 800e0ba:	2004      	movs	r0, #4
 800e0bc:	4770      	bx	lr
 800e0be:	2003      	movs	r0, #3
 800e0c0:	4770      	bx	lr
 800e0c2:	bf00      	nop
 800e0c4:	007ffffe 	.word	0x007ffffe

0800e0c8 <round>:
 800e0c8:	ec51 0b10 	vmov	r0, r1, d0
 800e0cc:	b570      	push	{r4, r5, r6, lr}
 800e0ce:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e0d2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800e0d6:	2a13      	cmp	r2, #19
 800e0d8:	460b      	mov	r3, r1
 800e0da:	4605      	mov	r5, r0
 800e0dc:	dc1b      	bgt.n	800e116 <round+0x4e>
 800e0de:	2a00      	cmp	r2, #0
 800e0e0:	da0b      	bge.n	800e0fa <round+0x32>
 800e0e2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800e0e6:	3201      	adds	r2, #1
 800e0e8:	bf04      	itt	eq
 800e0ea:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800e0ee:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	4619      	mov	r1, r3
 800e0f6:	4610      	mov	r0, r2
 800e0f8:	e015      	b.n	800e126 <round+0x5e>
 800e0fa:	4c15      	ldr	r4, [pc, #84]	@ (800e150 <round+0x88>)
 800e0fc:	4114      	asrs	r4, r2
 800e0fe:	ea04 0601 	and.w	r6, r4, r1
 800e102:	4306      	orrs	r6, r0
 800e104:	d00f      	beq.n	800e126 <round+0x5e>
 800e106:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800e10a:	fa41 f202 	asr.w	r2, r1, r2
 800e10e:	4413      	add	r3, r2
 800e110:	ea23 0304 	bic.w	r3, r3, r4
 800e114:	e7ed      	b.n	800e0f2 <round+0x2a>
 800e116:	2a33      	cmp	r2, #51	@ 0x33
 800e118:	dd08      	ble.n	800e12c <round+0x64>
 800e11a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800e11e:	d102      	bne.n	800e126 <round+0x5e>
 800e120:	4602      	mov	r2, r0
 800e122:	f7f2 f8d3 	bl	80002cc <__adddf3>
 800e126:	ec41 0b10 	vmov	d0, r0, r1
 800e12a:	bd70      	pop	{r4, r5, r6, pc}
 800e12c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800e130:	f04f 34ff 	mov.w	r4, #4294967295
 800e134:	40f4      	lsrs	r4, r6
 800e136:	4204      	tst	r4, r0
 800e138:	d0f5      	beq.n	800e126 <round+0x5e>
 800e13a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800e13e:	2201      	movs	r2, #1
 800e140:	408a      	lsls	r2, r1
 800e142:	1952      	adds	r2, r2, r5
 800e144:	bf28      	it	cs
 800e146:	3301      	addcs	r3, #1
 800e148:	ea22 0204 	bic.w	r2, r2, r4
 800e14c:	e7d2      	b.n	800e0f4 <round+0x2c>
 800e14e:	bf00      	nop
 800e150:	000fffff 	.word	0x000fffff

0800e154 <_init>:
 800e154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e156:	bf00      	nop
 800e158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e15a:	bc08      	pop	{r3}
 800e15c:	469e      	mov	lr, r3
 800e15e:	4770      	bx	lr

0800e160 <_fini>:
 800e160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e162:	bf00      	nop
 800e164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e166:	bc08      	pop	{r3}
 800e168:	469e      	mov	lr, r3
 800e16a:	4770      	bx	lr
