# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo4_vhdlcode.srcs/sources_1/new/Modulo_5.vhd" \

# Do not sort compile order
nosort
