regmap	,	V_12
parent	,	V_60
clk_register	,	F_54
"%s: needs two parent clocks\n"	,	L_15
shift	,	V_112
writel_relaxed	,	F_15
rate_change_remuxed	,	V_49
len	,	V_125
"%s: rate settings for %lu (nr, no, nf): (%d, %d, %d)\n"	,	L_13
rockchip_pll_rate_table	,	V_1
pr_warn	,	F_17
ARRAY_SIZE	,	F_53
pll_name	,	V_106
pll_mux	,	V_48
ctx	,	V_14
RK3066_PLLCON0_OD_MASK	,	V_66
err_mux	,	V_123
regmap_read	,	F_5
clk_get_parent	,	F_27
do_div	,	F_12
__clk_get_name	,	F_19
delay	,	V_16
"%s: failed to register pll clock %s : %ld\n"	,	L_19
rockchip_pll_round_rate	,	F_2
RK3399_PLLCON2_FRAC_MASK	,	V_86
RK3399_PLLCON3_DSMPD_MASK	,	V_88
pr_err	,	F_6
RK3399_PLLCON0_FBDIV_SHIFT	,	V_77
GFP_KERNEL	,	V_108
rockchip_rk3036_pll_clk_ops	,	V_127
clk_hw_get_name	,	F_31
cur	,	V_42
RK3066_PLLCON3_RESET	,	V_74
RK3399_PLLCON1_POSTDIV1_MASK	,	V_82
mux_clk	,	V_105
rockchip_rk3066_pll_init	,	F_39
RK3036_PLLCON0_POSTDIV1_SHIFT	,	V_28
frac_rate64	,	V_44
RK3066_PLLCON0_NR_MASK	,	V_63
clk_mux	,	V_47
CLK_MUX_HIWORD_MASK	,	V_120
RK3399_PLLCON3_DSMPD_SHIFT	,	V_87
rockchip_rk3399_pll_disable	,	F_47
HIWORD_UPDATE	,	F_16
clk_hw	,	V_8
rockchip_rk3036_pll_set_rate	,	F_18
u8	,	T_3
i	,	V_6
PLL_MODE_MASK	,	V_115
"%s: pll %s is bypassed\n"	,	L_12
pll_rk3328	,	V_107
ERR_PTR	,	F_51
rockchip_rk3036_pll_is_enabled	,	F_23
RK3399_PLLCON	,	F_41
"%s: Unknown pll type for pll clk %s\n"	,	L_18
rockchip_rk3066_pll_is_enabled	,	F_38
clk_unregister	,	F_59
RK3399_PLLCON1_REFDIV_SHIFT	,	V_79
con_offset	,	V_96
rockchip_rk3036_pll_clk_norate_ops	,	V_126
rockchip_rk3066_pll_recalc_rate	,	F_30
pll_parents	,	V_101
rockchip_clk_provider	,	V_90
reg	,	V_111
RK3036_PLLCON	,	F_10
"new - fbdiv: %d, postdiv1: %d, refdiv: %d, postdiv2: %d, dsmpd: %d, frac: %d\n"	,	L_9
pll_mux_ops	,	V_46
RK3066_PLLCON2_NB_SHIFT	,	V_71
ret	,	V_17
RK3399_PLLCON1_POSTDIV1_SHIFT	,	V_81
RK3399_PLLCON1_REFDIV_MASK	,	V_80
lock_offset	,	V_18
clk_mux_ops	,	V_110
PLL_RK3328_MODE_MASK	,	V_114
WARN	,	F_57
rockchip_rk3036_pll_get_params	,	F_8
rockchip_pll_wait_lock	,	F_4
ETIMEDOUT	,	V_21
readl_relaxed	,	F_9
"%s: Invalid rate : %lu for pll clk %s\n"	,	L_6
ops	,	V_122
RK3036_PLLCON1_PWRDOWN	,	V_57
rockchip_rk3066_pll_disable	,	F_37
name	,	V_93
mode_shift	,	V_99
CLK_IGNORE_UNUSED	,	V_124
rockchip_rk3066_pll_get_params	,	F_28
rockchip_rk3036_pll_enable	,	F_20
rockchip_rk3066_pll_set_rate	,	F_35
rockchip_rk3066_pll_clk_norate_ops	,	V_128
"pll_%s"	,	L_16
pllcon	,	V_22
rate	,	V_4
kzalloc	,	F_52
RK3066_PLLCON	,	F_29
grf	,	V_13
RK3399_PLLCON1_POSTDIV2_SHIFT	,	V_83
RK3399_PLLCON1_POSTDIV2_MASK	,	V_84
RK3066_PLLCON0_OD_SHIFT	,	V_65
mode_offset	,	V_98
mask	,	V_113
clk_hw_get_rate	,	F_26
rockchip_rk3399_pll_is_enabled	,	F_48
clk_pll_flags	,	V_100
rockchip_rk3399_pll_init	,	F_49
BIT	,	F_7
drate	,	V_10
parent_names	,	V_94
rockchip_rk3399_pll_clk_norate_ops	,	V_130
RK3066_PLL_RESET_DELAY	,	F_34
rockchip_rk3399_pll_wait_lock	,	F_40
rockchip_rk3399_pll_recalc_rate	,	F_43
rockchip_rk3399_pll_enable	,	F_46
pr_debug	,	F_14
ENOMEM	,	V_109
rockchip_clk_pll	,	V_2
PLL_MODE_NORM	,	V_52
set_parent	,	V_53
"%s: pll update unsuccessful, trying to restore old params\n"	,	L_4
hw	,	V_9
prate	,	V_11
lock	,	V_116
get_parent	,	V_51
val	,	V_15
"%s: changing %s to %lu with a parent rate of %lu\n"	,	L_5
init	,	V_103
clk	,	V_55
ROCKCHIP_PLL_SYNC_RATE	,	V_59
RK3399_PLLCON0_FBDIV_MASK	,	V_78
rockchip_rk3066_pll_clk_ops	,	V_129
RK3036_PLLCON1_REFDIV_MASK	,	V_32
"%s: rate settings for %lu fbdiv: %d, postdiv1: %d, refdiv: %d, postdiv2: %d, dsmpd: %d, frac: %d\n"	,	L_3
RK3036_PLLCON0_FBDIV_MASK	,	V_26
to_rockchip_clk_pll	,	F_3
__func__	,	V_19
pll_rk3066	,	V_118
RK3036_PLLCON0_POSTDIV1_MASK	,	V_29
PLL_MODE_SLOW	,	V_54
kfree	,	F_60
postdiv1	,	V_27
postdiv2	,	V_33
flags	,	V_58
pll_type	,	V_92
rockchip_rk3036_pll_recalc_rate	,	F_11
refdiv	,	V_30
rockchip_rk3399_pll_get_params	,	F_42
RK3036_PLLCON1_DSMPD_MASK	,	V_38
num_parents	,	V_95
EINVAL	,	V_56
pll_clk	,	V_104
clk_ops	,	V_45
rockchip_rk3399_pll_set_params	,	F_44
CLK_SET_RATE_PARENT	,	V_121
rockchip_get_pll_settings	,	F_1
udelay	,	F_33
"%s: parent of %s not available\n"	,	L_10
grf_lock_offset	,	V_97
rate_table	,	V_5
dsmpd	,	V_36
cur_parent	,	V_50
rockchip_pll_type	,	V_91
rate64	,	V_43
clk_init_data	,	V_102
rockchip_rk3399_pll_clk_ops	,	V_131
rockchip_rk3036_pll_disable	,	F_22
u32	,	T_1
RK3036_PLLCON1_POSTDIV2_SHIFT	,	V_34
"%s: timeout waiting for pll to lock\n"	,	L_2
pll_rk3036	,	V_117
pll_rk3399	,	V_119
"%s: pll %s: rate params do not match rate table, adjusting\n"	,	L_11
fbdiv	,	V_24
"%s: pll %s@%lu: nr (%d:%d); no (%d:%d); nf(%d:%d), nb(%d:%d)\n"	,	L_14
"%s: could not allocate rate table for %s\n"	,	L_17
RK3066_PLLCON0_NR_SHIFT	,	V_62
RK3399_PLLCON3_PWRDOWN	,	V_89
RK3036_PLLCON1_POSTDIV2_MASK	,	V_35
PTR_ERR	,	F_58
RK3399_PLLCON2_LOCK_STATUS	,	V_76
rate_count	,	V_7
rockchip_rk3066_pll_enable	,	F_36
nb	,	V_70
"old - fbdiv: %d, postdiv1: %d, refdiv: %d, postdiv2: %d, dsmpd: %d, frac: %d\n"	,	L_8
rockchip_rk3036_pll_init	,	F_25
nf	,	V_67
RK3036_PLLCON0_FBDIV_SHIFT	,	V_25
RK3036_PLLCON2_FRAC_MASK	,	V_41
no	,	V_64
nr	,	V_61
err_pll	,	V_132
RK3036_PLLCON1_REFDIV_SHIFT	,	V_31
kmemdup	,	F_56
RK3036_PLLCON1_DSMPD_SHIFT	,	V_37
RK3066_PLLCON3_BYPASS	,	V_73
RK3066_PLLCON1_NF_SHIFT	,	V_68
RK3066_PLLCON3_PWRDOWN	,	V_75
rockchip_rk3066_pll_set_params	,	F_32
reg_base	,	V_23
rockchip_rk3036_pll_set_params	,	F_13
rockchip_rk3399_pll_set_rate	,	F_45
frac	,	V_39
readl	,	F_24
writel	,	F_21
"%s: pll %s@%lu: Hz\n"	,	L_7
RK3399_PLLCON2_FRAC_SHIFT	,	V_85
RK3066_PLLCON2_NB_MASK	,	V_72
pll	,	V_3
rockchip_clk_register_pll	,	F_50
u64	,	T_2
"%s: failed to read pll lock status: %d\n"	,	L_1
RK3036_PLLCON2_FRAC_SHIFT	,	V_40
lock_shift	,	V_20
RK3066_PLLCON1_NF_MASK	,	V_69
IS_ERR	,	F_55
