# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0" \
"../../../../K7SPI.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../K7SPI.srcs/sources_1/ip/ila_spi/sim/ila_spi.v" \
"../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../DSP_module.v" \
"../../../../PINGPONG_RAM.v" \
"../../../../SPI_PINGPONG_top.v" \
"../../../../SPI_slave.v" \
"../../../../K7SPI.srcs/sources_1/new/IOtest_top.v" \
"../../../../K7SPI.srcs/sources_1/new/top.v" \
"../../../../DEBOUNCE.v" \
"../../../../K7SPI.srcs/sources_1/new/top_0807_16bit.v" \
"../../../../K7SPI.srcs/sources_1/new/BYTE_COMB.v" \
"../../../../K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_OUT.v" \
"../../../../K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_MOD.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/AD9709_Top.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/rstpulse.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/AD9709_Data.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/ADS4226_Data.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/ADS4226_CLK.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/ADS4226_Top.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/INTERPOLATION.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/DOWNSAMP.v" \
"../../../../K7SPI.srcs/sources_1/ip/fifo_generator_in_ns/sim/fifo_generator_in_ns.v" \
"../../../../K7SPI.srcs/sources_1/ip/fifo_generator_in_ns1/sim/fifo_generator_in_ns1.v" \
"../../../../K7SPI.srcs/sources_1/imports/new/top_0808_0918_16bit_ADC.v" \
"../../../../SPI_PINGPONG_top_tb.v" \
"../../../../DSP_tb.v" \
"../../../../PINGPONG_RAM_tb.v" \
"../../../../spi_tb.v" \
"../../../../K7SPI.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
