##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PC_IntClock
		4.3::Critical Path Report for ZYBO_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ZYBO_IntClock:R)
		5.3::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.4::Critical Path Report for (ZYBO_IntClock:R vs. ZYBO_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK      | Frequency: 52.65 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: PC_IntClock    | Frequency: 48.49 MHz  | Target: 0.08 MHz   | 
Clock: ZYBO_IntClock  | Frequency: 55.02 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      PC_IntClock    41666.7          22673       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ZYBO_IntClock  41666.7          23492       N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock    PC_IntClock    1.30417e+007     13021046    N/A              N/A         N/A              N/A         N/A              N/A         
ZYBO_IntClock  ZYBO_IntClock  1.30417e+007     13025222    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
TxPC(0)_PAD    31912         PC_IntClock:R     
TxZYBO(0)_PAD  31216         ZYBO_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.65 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22673p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15523
-------------------------------------   ----- 
End-of-path arrival time (ps)           15523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxPC(0)/fb                            iocell1         2009   2009  22673  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell6      7855   9864  22673  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  13214  22673  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  15523  22673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 48.49 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell5    7729   8979  13021046  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell5    3350  12329  13021046  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2932  15261  13021046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ZYBO_IntClock
*******************************************
Clock: ZYBO_IntClock
Frequency: 55.02 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23492p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                            iocell4         1835   1835  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/main_1         macrocell14     6590   8425  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/q              macrocell14     3350  11775  23492  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14705  23492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22673p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15523
-------------------------------------   ----- 
End-of-path arrival time (ps)           15523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxPC(0)/fb                            iocell1         2009   2009  22673  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell6      7855   9864  22673  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  13214  22673  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  15523  22673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ZYBO_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23492p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                            iocell4         1835   1835  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/main_1         macrocell14     6590   8425  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/q              macrocell14     3350  11775  23492  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14705  23492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell5    7729   8979  13021046  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell5    3350  12329  13021046  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2932  15261  13021046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1


5.4::Critical Path Report for (ZYBO_IntClock:R vs. ZYBO_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q                      macrocell34     1250   1250  13025222  RISE       1
\ZYBO:BUART:counter_load_not\/main_0           macrocell10     3422   4672  13025222  RISE       1
\ZYBO:BUART:counter_load_not\/q                macrocell10     3350   8022  13025222  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2232  10255  13025222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22673p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15523
-------------------------------------   ----- 
End-of-path arrival time (ps)           15523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxPC(0)/fb                            iocell1         2009   2009  22673  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell6      7855   9864  22673  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  13214  22673  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  15523  22673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23492p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                            iocell4         1835   1835  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/main_1         macrocell14     6590   8425  23492  RISE       1
\ZYBO:BUART:rx_postpoll\/q              macrocell14     3350  11775  23492  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14705  23492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28292p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9864
-------------------------------------   ---- 
End-of-path arrival time (ps)           9864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb       iocell1       2009   2009  22673  RISE       1
MODIN1_1/main_2  macrocell29   7855   9864  28292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28292p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9864
-------------------------------------   ---- 
End-of-path arrival time (ps)           9864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb       iocell1       2009   2009  22673  RISE       1
MODIN1_0/main_2  macrocell30   7855   9864  28292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 29186p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8971
-------------------------------------   ---- 
End-of-path arrival time (ps)           8971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb                    iocell1       2009   2009  22673  RISE       1
\PC:BUART:rx_state_2\/main_5  macrocell26   6962   8971  29186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 29186p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8971
-------------------------------------   ---- 
End-of-path arrival time (ps)           8971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb                     iocell1       2009   2009  22673  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell31   6962   8971  29186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 29208p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb                    iocell1       2009   2009  22673  RISE       1
\PC:BUART:rx_state_0\/main_5  macrocell23   6939   8948  29208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:pollcount_1\/main_3
Capture Clock  : \ZYBO:BUART:pollcount_1\/clock_0
Path slack     : 29732p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                     iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:pollcount_1\/main_3  macrocell45   6590   8425  29732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:pollcount_0\/main_2
Capture Clock  : \ZYBO:BUART:pollcount_0\/clock_0
Path slack     : 29732p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                     iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:pollcount_0\/main_2  macrocell46   6590   8425  29732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxPC(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 30223p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxPC(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
RxPC(0)/fb                 iocell1       2009   2009  22673  RISE       1
\PC:BUART:rx_last\/main_0  macrocell32   5925   7934  30223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:rx_state_2\/main_8
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                    iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:rx_state_2\/main_8  macrocell42   5991   7826  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:rx_status_3\/main_6
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                     iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:rx_status_3\/main_6  macrocell47   5991   7826  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:rx_last\/main_0
Capture Clock  : \ZYBO:BUART:rx_last\/clock_0
Path slack     : 30335p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                 iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:rx_last\/main_0  macrocell48   5986   7821  30335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_last\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxZYBO(0)/fb
Path End       : \ZYBO:BUART:rx_state_0\/main_9
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 30509p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ZYBO_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxZYBO(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RxZYBO(0)/fb                    iocell4       1835   1835  23492  RISE       1
\ZYBO:BUART:rx_state_0\/main_9  macrocell39   5812   7647  30509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell5    7729   8979  13021046  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell5    3350  12329  13021046  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2932  15261  13021046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                      macrocell19     1250   1250  13024559  RISE       1
\PC:BUART:counter_load_not\/main_1           macrocell2      4024   5274  13024559  RISE       1
\PC:BUART:counter_load_not\/q                macrocell2      3350   8624  13024559  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10918  13024559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q                      macrocell34     1250   1250  13025222  RISE       1
\ZYBO:BUART:counter_load_not\/main_0           macrocell10     3422   4672  13025222  RISE       1
\ZYBO:BUART:counter_load_not\/q                macrocell10     3350   8022  13025222  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2232  10255  13025222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ZYBO:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025338p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q            macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_counter_load\/main_1  macrocell13   4056   5306  13025338  RISE       1
\ZYBO:BUART:rx_counter_load\/q       macrocell13   3350   8656  13025338  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/load   count7cell    2313  10969  13025338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13025763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15403
-------------------------------------   ----- 
End-of-path arrival time (ps)           15403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13025763  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell7      2920   6500  13025763  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell7      3350   9850  13025763  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell2    5554  15403  13025763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ZYBO:BUART:sTX:TxSts\/status_0
Capture Clock  : \ZYBO:BUART:sTX:TxSts\/clock
Path slack     : 13027277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13027277  RISE       1
\ZYBO:BUART:tx_status_0\/main_3                 macrocell11     4719   8299  13027277  RISE       1
\ZYBO:BUART:tx_status_0\/q                      macrocell11     3350  11649  13027277  RISE       1
\ZYBO:BUART:sTX:TxSts\/status_0                 statusicell3    2241  13890  13027277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell23     1250   1250  13021938  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6993   8243  13027414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 13028134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028134  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell3      3787   7367  13028134  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell3      3350  10717  13028134  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell1    2315  13032  13028134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028485p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  13021046  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5921   7171  13028485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ZYBO:BUART:tx_state_0\/main_3
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13028527p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13027277  RISE       1
\ZYBO:BUART:tx_state_0\/main_3                  macrocell35     6050   9630  13028527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13028601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell26   8306   9556  13028601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell28   8306   9556  13028601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13028601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell31   8306   9556  13028601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13029178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell23   7729   8979  13029178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13029178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell24   7729   8979  13029178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13029178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13021046  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell25   7729   8979  13029178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ZYBO:BUART:sRX:RxSts\/status_4
Capture Clock  : \ZYBO:BUART:sRX:RxSts\/clock
Path slack     : 13029620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029620  RISE       1
\ZYBO:BUART:rx_status_4\/main_1                 macrocell15     2316   5896  13029620  RISE       1
\ZYBO:BUART:rx_status_4\/q                      macrocell15     3350   9246  13029620  RISE       1
\ZYBO:BUART:sRX:RxSts\/status_4                 statusicell4    2300  11547  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029632p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q                macrocell39     1250   1250  13025338  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4775   6025  13029632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell19     1250   1250  13024559  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4377   5627  13030030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13030070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell23   6837   8087  13030070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13030070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell24   6837   8087  13030070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13030070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell25   6837   8087  13030070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  13030101  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4306   5556  13030101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13030833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030833  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell26   6074   7324  13030833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13030833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030833  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell31   6074   7324  13030833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13030870p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell26   6037   7287  13030870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030870p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell28   6037   7287  13030870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13030870p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell31   6037   7287  13030870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_0\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_10
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13030925p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_0\/q       macrocell46   1250   1250  13027493  RISE       1
\ZYBO:BUART:rx_state_0\/main_10  macrocell39   5981   7231  13030925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ZYBO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q                macrocell34     1250   1250  13025222  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3435   4685  13030972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13030999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                     macrocell30   1250   1250  13028663  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell31   5908   7158  13030999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell18     1250   1250  13026293  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3368   4618  13031039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ZYBO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031043p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025806  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4424   4614  13031043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ZYBO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q                macrocell35     1250   1250  13025313  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3333   4583  13031074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_2
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13031126p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030101  RISE       1
\ZYBO:BUART:rx_state_0\/main_2   macrocell39   5780   7030  13031126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:rx_load_fifo\/main_2
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13031126p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  13030101  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_2  macrocell40   5780   7030  13031126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:rx_state_3\/main_2
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13031126p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030101  RISE       1
\ZYBO:BUART:rx_state_3\/main_2   macrocell41   5780   7030  13031126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031184p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  13030833  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3222   4472  13031184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13031392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030833  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell23   5514   6764  13031392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  13030833  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell24   5514   6764  13031392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13031392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030833  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell25   5514   6764  13031392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_0\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_7
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13031490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_0\/q       macrocell46   1250   1250  13027493  RISE       1
\ZYBO:BUART:rx_status_3\/main_7  macrocell47   5417   6667  13031490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031494p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031494  RISE       1
\PC:BUART:txn\/main_3                macrocell17     2293   6663  13031494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031524p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  13026520  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2882   4132  13031524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ZYBO:BUART:txn\/main_3
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13031546p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031546  RISE       1
\ZYBO:BUART:txn\/main_3                macrocell33     2240   6610  13031546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13031607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell26   5299   6549  13031607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell28   5299   6549  13031607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13031607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell23   1250   1250  13021938  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell31   5299   6549  13031607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13031691p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028134  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell19     2885   6465  13031691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13031751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031751  RISE       1
\PC:BUART:rx_state_2\/main_9         macrocell26   4465   6405  13031751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13031756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031756  RISE       1
\PC:BUART:rx_state_2\/main_8         macrocell26   4460   6400  13031756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13031797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031797  RISE       1
\PC:BUART:rx_state_0\/main_8         macrocell23   4420   6360  13031797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031797  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell24   4420   6360  13031797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13031797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031797  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell25   4420   6360  13031797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_1\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_5
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13031937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_1\/q       macrocell45   1250   1250  13027480  RISE       1
\ZYBO:BUART:rx_status_3\/main_5  macrocell47   4970   6220  13031937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_1\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_8
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13031950p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_1\/q      macrocell45   1250   1250  13027480  RISE       1
\ZYBO:BUART:rx_state_0\/main_8  macrocell39   4957   6207  13031950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031959p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell19   1250   1250  13024559  RISE       1
\PC:BUART:txn\/main_2    macrocell17   4948   6198  13031959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3588
-------------------------------------   ---- 
End-of-path arrival time (ps)           3588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027016  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3398   3588  13032068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_1
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13032141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q       macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_state_2\/main_1  macrocell42   4766   6016  13032141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ZYBO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q               macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/main_1  macrocell44   4766   6016  13032141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_1
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13032141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q        macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_status_3\/main_1  macrocell47   4766   6016  13032141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032210p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                    macrocell29   1250   1250  13028115  RISE       1
\PC:BUART:rx_state_0\/main_6  macrocell23   4696   5946  13032210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13032222p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                     macrocell29   1250   1250  13028115  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell31   4685   5935  13032222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031751  RISE       1
\PC:BUART:rx_state_0\/main_10        macrocell23   3899   5839  13032318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13032318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031751  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell24   3899   5839  13032318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13032318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031751  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell25   3899   5839  13032318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031756  RISE       1
\PC:BUART:rx_state_0\/main_9         macrocell23   3881   5821  13032336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13032336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031756  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell24   3881   5821  13032336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13032336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031756  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell25   3881   5821  13032336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13032362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031797  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell26   3854   5794  13032362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                    macrocell30   1250   1250  13028663  RISE       1
\PC:BUART:rx_state_0\/main_7  macrocell23   4538   5788  13032368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032410p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3130
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell24     1250   1250  13027786  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4877   6127  13032410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_bitclk\/q
Path End       : \ZYBO:BUART:tx_state_1\/main_5
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13032478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_bitclk\/q        macrocell37   1250   1250  13032478  RISE       1
\ZYBO:BUART:tx_state_1\/main_5  macrocell34   4429   5679  13032478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_bitclk\/q
Path End       : \ZYBO:BUART:tx_state_0\/main_5
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13032478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_bitclk\/q        macrocell37   1250   1250  13032478  RISE       1
\ZYBO:BUART:tx_state_0\/main_5  macrocell35   4429   5679  13032478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_2
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13032634p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030101  RISE       1
\ZYBO:BUART:rx_state_2\/main_2   macrocell42   4273   5523  13032634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_bitclk_enable\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_2
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13032634p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030101  RISE       1
\ZYBO:BUART:rx_status_3\/main_2  macrocell47   4273   5523  13032634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13032650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell18   1250   1250  13026293  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell19   4257   5507  13032650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13032650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell18   1250   1250  13026293  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell21   4257   5507  13032650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_load_fifo\/q
Path End       : \ZYBO:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ZYBO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032759p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_load_fifo\/q            macrocell40     1250   1250  13030737  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4528   5778  13032759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13032807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell20   1250   1250  13026286  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell19   4099   5349  13032807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13032807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell20   1250   1250  13026286  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell21   4099   5349  13032807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032844  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell18   4063   5313  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032844  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell20   4063   5313  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_1
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13032851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q       macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_state_0\/main_1  macrocell39   4056   5306  13032851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_load_fifo\/main_1
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13032851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q         macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_1  macrocell40   4056   5306  13032851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_0\/q
Path End       : \ZYBO:BUART:rx_state_3\/main_1
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13032851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_0\/q       macrocell39   1250   1250  13025338  RISE       1
\ZYBO:BUART:rx_state_3\/main_1  macrocell41   4056   5306  13032851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell19   1250   1250  13024559  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell18   4024   5274  13032883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell19   1250   1250  13024559  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell20   4024   5274  13032883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_bitclk\/q
Path End       : \ZYBO:BUART:tx_state_2\/main_5
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13033005p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_bitclk\/q        macrocell37   1250   1250  13032478  RISE       1
\ZYBO:BUART:tx_state_2\/main_5  macrocell36   3902   5152  13033005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell23   3726   4976  13033181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell24   3726   4976  13033181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell26   1250   1250  13025049  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell25   3726   4976  13033181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_2
Path End       : \ZYBO:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ZYBO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033279  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/main_0   macrocell43   2938   4878  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_2
Path End       : \ZYBO:BUART:pollcount_1\/main_0
Capture Clock  : \ZYBO:BUART:pollcount_1\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033279  RISE       1
\ZYBO:BUART:pollcount_1\/main_0        macrocell45   2938   4878  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_2
Path End       : \ZYBO:BUART:pollcount_0\/main_0
Capture Clock  : \ZYBO:BUART:pollcount_0\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033279  RISE       1
\ZYBO:BUART:pollcount_0\/main_0        macrocell46   2938   4878  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_1
Path End       : \ZYBO:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ZYBO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/main_1   macrocell43   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_1
Path End       : \ZYBO:BUART:pollcount_1\/main_1
Capture Clock  : \ZYBO:BUART:pollcount_1\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\ZYBO:BUART:pollcount_1\/main_1        macrocell45   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_1
Path End       : \ZYBO:BUART:pollcount_0\/main_1
Capture Clock  : \ZYBO:BUART:pollcount_0\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\ZYBO:BUART:pollcount_0\/main_1        macrocell46   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_0
Path End       : \ZYBO:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ZYBO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033292  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/main_2   macrocell43   2924   4864  13033292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_bitclk_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_5
Path End       : \ZYBO:BUART:rx_state_0\/main_6
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033399  RISE       1
\ZYBO:BUART:rx_state_0\/main_6         macrocell39   2817   4757  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_5
Path End       : \ZYBO:BUART:rx_load_fifo\/main_6
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033399  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_6       macrocell40   2817   4757  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_5
Path End       : \ZYBO:BUART:rx_state_3\/main_6
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033399  RISE       1
\ZYBO:BUART:rx_state_3\/main_6         macrocell41   2817   4757  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_6
Path End       : \ZYBO:BUART:rx_state_0\/main_5
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\ZYBO:BUART:rx_state_0\/main_5         macrocell39   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_6
Path End       : \ZYBO:BUART:rx_load_fifo\/main_5
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_5       macrocell40   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_6
Path End       : \ZYBO:BUART:rx_state_3\/main_5
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\ZYBO:BUART:rx_state_3\/main_5         macrocell41   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_5
Path End       : \ZYBO:BUART:rx_state_2\/main_6
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033399  RISE       1
\ZYBO:BUART:rx_state_2\/main_6         macrocell42   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_6
Path End       : \ZYBO:BUART:rx_state_2\/main_5
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\ZYBO:BUART:rx_state_2\/main_5         macrocell42   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:tx_state_1\/main_1
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q       macrocell35   1250   1250  13025313  RISE       1
\ZYBO:BUART:tx_state_1\/main_1  macrocell34   3481   4731  13033426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:tx_state_0\/main_1
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q       macrocell35   1250   1250  13025313  RISE       1
\ZYBO:BUART:tx_state_0\/main_1  macrocell35   3481   4731  13033426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:tx_bitclk\/main_1
Capture Clock  : \ZYBO:BUART:tx_bitclk\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q      macrocell35   1250   1250  13025313  RISE       1
\ZYBO:BUART:tx_bitclk\/main_1  macrocell37   3481   4731  13033426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:txn\/main_2
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13033429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q  macrocell35   1250   1250  13025313  RISE       1
\ZYBO:BUART:txn\/main_2    macrocell33   3477   4727  13033429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:tx_state_2\/main_0
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13033484p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q       macrocell34   1250   1250  13025222  RISE       1
\ZYBO:BUART:tx_state_2\/main_0  macrocell36   3422   4672  13033484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell18   1250   1250  13026293  RISE       1
\PC:BUART:txn\/main_1    macrocell17   3373   4623  13033534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_0\/q
Path End       : \ZYBO:BUART:tx_state_2\/main_1
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_0\/q       macrocell35   1250   1250  13025313  RISE       1
\ZYBO:BUART:tx_state_2\/main_1  macrocell36   3331   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_4
Path End       : \ZYBO:BUART:rx_state_0\/main_7
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033582  RISE       1
\ZYBO:BUART:rx_state_0\/main_7         macrocell39   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_4
Path End       : \ZYBO:BUART:rx_load_fifo\/main_7
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033582  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_7       macrocell40   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_4
Path End       : \ZYBO:BUART:rx_state_3\/main_7
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033582  RISE       1
\ZYBO:BUART:rx_state_3\/main_7         macrocell41   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sRX:RxBitCounter\/count_4
Path End       : \ZYBO:BUART:rx_state_2\/main_7
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033582  RISE       1
\ZYBO:BUART:rx_state_2\/main_7         macrocell42   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:tx_state_1\/main_0
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q       macrocell34   1250   1250  13025222  RISE       1
\ZYBO:BUART:tx_state_1\/main_0  macrocell34   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:tx_state_0\/main_0
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q       macrocell34   1250   1250  13025222  RISE       1
\ZYBO:BUART:tx_state_0\/main_0  macrocell35   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:tx_bitclk\/main_0
Capture Clock  : \ZYBO:BUART:tx_bitclk\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q      macrocell34   1250   1250  13025222  RISE       1
\ZYBO:BUART:tx_bitclk\/main_0  macrocell37   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_1\/q
Path End       : \ZYBO:BUART:txn\/main_1
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13033621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_1\/q  macrocell34   1250   1250  13025222  RISE       1
\ZYBO:BUART:txn\/main_1    macrocell33   3286   4536  13033621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033683p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027016  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell19     4283   4473  13033683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13033683p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027016  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell21     4283   4473  13033683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell20   1250   1250  13026286  RISE       1
\PC:BUART:txn\/main_4    macrocell17   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_1\/q
Path End       : \ZYBO:BUART:pollcount_1\/main_2
Capture Clock  : \ZYBO:BUART:pollcount_1\/clock_0
Path slack     : 13033720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_1\/q       macrocell45   1250   1250  13027480  RISE       1
\ZYBO:BUART:pollcount_1\/main_2  macrocell45   3187   4437  13033720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_0\/q
Path End       : \ZYBO:BUART:pollcount_1\/main_4
Capture Clock  : \ZYBO:BUART:pollcount_1\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_0\/q       macrocell46   1250   1250  13027493  RISE       1
\ZYBO:BUART:pollcount_1\/main_4  macrocell45   3173   4423  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:pollcount_0\/q
Path End       : \ZYBO:BUART:pollcount_0\/main_3
Capture Clock  : \ZYBO:BUART:pollcount_0\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:pollcount_0\/q       macrocell46   1250   1250  13027493  RISE       1
\ZYBO:BUART:pollcount_0\/main_3  macrocell46   3173   4423  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:pollcount_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  13028115  RISE       1
MODIN1_1/main_3  macrocell29   3173   4423  13033734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033742p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell21   1250   1250  13032844  RISE       1
\PC:BUART:txn\/main_6   macrocell17   3164   4414  13033742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_bitclk\/q
Path End       : \ZYBO:BUART:txn\/main_6
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13033760p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_bitclk\/q  macrocell37   1250   1250  13032478  RISE       1
\ZYBO:BUART:txn\/main_6   macrocell33   3147   4397  13033760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033891  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell27   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell27   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
MODIN1_1/main_1                      macrocell29   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
MODIN1_0/main_1                      macrocell30   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell27   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
MODIN1_1/main_0                      macrocell29   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
MODIN1_0/main_0                      macrocell30   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_0
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13034030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_state_2\/main_0    macrocell42   2877   4127  13034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ZYBO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/main_0  macrocell44   2877   4127  13034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_0
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13034030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_status_3\/main_0   macrocell47   2877   4127  13034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_0
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13034033p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_state_0\/main_0    macrocell39   2873   4123  13034033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_load_fifo\/main_0
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13034033p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_0  macrocell40   2873   4123  13034033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_ctrl_mark_last\/q
Path End       : \ZYBO:BUART:rx_state_3\/main_0
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13034033p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_ctrl_mark_last\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026520  RISE       1
\ZYBO:BUART:rx_state_3\/main_0    macrocell41   2873   4123  13034033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_last\/q          macrocell32   1250   1250  13034046  RISE       1
\PC:BUART:rx_state_2\/main_6  macrocell26   2861   4111  13034046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ZYBO:BUART:tx_state_2\/main_2
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13034068p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025806  RISE       1
\ZYBO:BUART:tx_state_2\/main_2               macrocell36     3899   4089  13034068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_2\/q
Path End       : \ZYBO:BUART:txn\/main_4
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13034086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_2\/q  macrocell36   1250   1250  13025826  RISE       1
\ZYBO:BUART:txn\/main_4    macrocell33   2821   4071  13034086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_2\/q
Path End       : \ZYBO:BUART:tx_state_2\/main_3
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_2\/q       macrocell36   1250   1250  13025826  RISE       1
\ZYBO:BUART:tx_state_2\/main_3  macrocell36   2818   4068  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_2\/q
Path End       : \ZYBO:BUART:tx_state_1\/main_3
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_2\/q       macrocell36   1250   1250  13025826  RISE       1
\ZYBO:BUART:tx_state_1\/main_3  macrocell34   2817   4067  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_2\/q
Path End       : \ZYBO:BUART:tx_state_0\/main_4
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_2\/q       macrocell36   1250   1250  13025826  RISE       1
\ZYBO:BUART:tx_state_0\/main_4  macrocell35   2817   4067  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:tx_state_2\/q
Path End       : \ZYBO:BUART:tx_bitclk\/main_3
Capture Clock  : \ZYBO:BUART:tx_bitclk\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:tx_state_2\/q      macrocell36   1250   1250  13025826  RISE       1
\ZYBO:BUART:tx_bitclk\/main_3  macrocell37   2817   4067  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_4
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13034127p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q       macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_state_2\/main_4  macrocell42   2779   4029  13034127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ZYBO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034127p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q               macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/main_3  macrocell44   2779   4029  13034127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_4
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13034127p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q        macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_status_3\/main_4  macrocell47   2779   4029  13034127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_4
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q       macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_state_0\/main_4  macrocell39   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_load_fifo\/main_4
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q         macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_4  macrocell40   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_2\/q
Path End       : \ZYBO:BUART:rx_state_3\/main_4
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_2\/q       macrocell42   1250   1250  13026626  RISE       1
\ZYBO:BUART:rx_state_3\/main_4  macrocell41   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028663  RISE       1
MODIN1_1/main_4  macrocell29   2625   3875  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028663  RISE       1
MODIN1_0/main_3  macrocell30   2625   3875  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell26   2596   3846  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell28   2596   3846  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell31   2596   3846  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell23   2594   3844  13034313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell24   2594   3844  13034313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell25   1250   1250  13026180  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell25   2594   3844  13034313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_3
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13034316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q       macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_state_2\/main_3  macrocell42   2591   3841  13034316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ZYBO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q               macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/main_2  macrocell44   2591   3841  13034316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_stop1_reg\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_status_3\/main_3
Capture Clock  : \ZYBO:BUART:rx_status_3\/clock_0
Path slack     : 13034316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q        macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_status_3\/main_3  macrocell47   2591   3841  13034316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_state_0\/main_3
Capture Clock  : \ZYBO:BUART:rx_state_0\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q       macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_state_0\/main_3  macrocell39   2588   3838  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_load_fifo\/main_3
Capture Clock  : \ZYBO:BUART:rx_load_fifo\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q         macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_load_fifo\/main_3  macrocell40   2588   3838  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_load_fifo\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_state_3\/q
Path End       : \ZYBO:BUART:rx_state_3\/main_3
Capture Clock  : \ZYBO:BUART:rx_state_3\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_state_3\/q       macrocell41   1250   1250  13026805  RISE       1
\ZYBO:BUART:rx_state_3\/main_3  macrocell41   2588   3838  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_3\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:txn\/q
Path End       : \ZYBO:BUART:txn\/main_0
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13034363p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:txn\/q       macrocell33   1250   1250  13034363  RISE       1
\ZYBO:BUART:txn\/main_0  macrocell33   2544   3794  13034363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell19   1250   1250  13024559  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell19   2529   3779  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell19   1250   1250  13024559  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell21   2529   3779  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13034577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034577  RISE       1
\PC:BUART:txn\/main_5                      macrocell17     3390   3580  13034577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_last\/q
Path End       : \ZYBO:BUART:rx_state_2\/main_9
Capture Clock  : \ZYBO:BUART:rx_state_2\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_last\/clock_0                               macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_last\/q          macrocell48   1250   1250  13034598  RISE       1
\ZYBO:BUART:rx_state_2\/main_9  macrocell42   2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:txn\/q       macrocell17   1250   1250  13034604  RISE       1
\PC:BUART:txn\/main_0  macrocell17   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell20   1250   1250  13026286  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell18   2296   3546  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell20   1250   1250  13026286  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell20   2296   3546  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell18   1250   1250  13026293  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell18   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell18   1250   1250  13026293  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell20   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13034657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032844  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell19   2250   3500  13034657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ZYBO:BUART:tx_state_1\/main_2
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13034806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3351
-------------------------------------   ---- 
End-of-path arrival time (ps)           3351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025806  RISE       1
\ZYBO:BUART:tx_state_1\/main_2               macrocell34     3161   3351  13034806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ZYBO:BUART:tx_state_0\/main_2
Capture Clock  : \ZYBO:BUART:tx_state_0\/clock_0
Path slack     : 13034806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3351
-------------------------------------   ---- 
End-of-path arrival time (ps)           3351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025806  RISE       1
\ZYBO:BUART:tx_state_0\/main_2               macrocell35     3161   3351  13034806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ZYBO:BUART:tx_bitclk\/main_2
Capture Clock  : \ZYBO:BUART:tx_bitclk\/clock_0
Path slack     : 13034806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3351
-------------------------------------   ---- 
End-of-path arrival time (ps)           3351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025806  RISE       1
\ZYBO:BUART:tx_bitclk\/main_2                macrocell37     3161   3351  13034806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_bitclk\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ZYBO:BUART:txn\/main_5
Capture Clock  : \ZYBO:BUART:txn\/clock_0
Path slack     : 13035117p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3039
-------------------------------------   ---- 
End-of-path arrival time (ps)           3039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035117  RISE       1
\ZYBO:BUART:txn\/main_5                      macrocell33     2849   3039  13035117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:txn\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ZYBO:BUART:tx_state_1\/main_4
Capture Clock  : \ZYBO:BUART:tx_state_1\/clock_0
Path slack     : 13035119p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3037
-------------------------------------   ---- 
End-of-path arrival time (ps)           3037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035117  RISE       1
\ZYBO:BUART:tx_state_1\/main_4               macrocell34     2847   3037  13035119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ZYBO:BUART:tx_state_2\/main_4
Capture Clock  : \ZYBO:BUART:tx_state_2\/clock_0
Path slack     : 13035140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3017
-------------------------------------   ---- 
End-of-path arrival time (ps)           3017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\ZYBO:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035117  RISE       1
\ZYBO:BUART:tx_state_2\/main_4               macrocell36     2827   3017  13035140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:tx_state_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13035315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           2841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034577  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell18     2651   2841  13035315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13035315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           2841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034577  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell20     2651   2841  13035315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027016  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell18     2626   2816  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027016  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell20     2626   2816  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13035751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell31    1250   1250  13035751  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell2   4166   5416  13035751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ZYBO:BUART:rx_status_3\/q
Path End       : \ZYBO:BUART:sRX:RxSts\/status_3
Capture Clock  : \ZYBO:BUART:sRX:RxSts\/clock
Path slack     : 13037608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ZYBO_IntClock:R#1 vs. ZYBO_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:rx_status_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\ZYBO:BUART:rx_status_3\/q       macrocell47    1250   1250  13037608  RISE       1
\ZYBO:BUART:sRX:RxSts\/status_3  statusicell4   2309   3559  13037608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ZYBO:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

