# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shift_reg.srcs/sources_1/new/shl_reg.vhd" \
"../../../../shift_reg.srcs/sim_1/new/tb_reg.vhd" \

# Do not sort compile order
nosort
