Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8068a87bd0547d6bdb4d3c234f2d741 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_10 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L axi_bram_ctrl_v4_1_3 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_23 -L axi_sg_v4_1_13 -L axi_dma_v7_1_22 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_14 -L xlconcat_v2_1_3 -L axi_apb_bridge_v3_0_16 -L axi_cdma_v4_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bnnTop_tb_behav xil_defaultlib.bnnTop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M00_AXI_awready' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'M00_AXI_bresp' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M00_AXI_bvalid' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M00_AXI_wready' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:172]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'S_AXI_LITE_wstrb' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/activationsMem.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dinb' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/activationsMem.sv:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'm_axi_arqos' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:941]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'm_axi_arregion' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:943]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'm_axi_awqos' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:952]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'm_axi_awregion' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:954]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 20 for port 'm_axi_wstrb' [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:1021]
WARNING: [VRFC 10-5021] port 's_axi_awready' is not connected on this instance [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:674]
WARNING: [VRFC 10-5021] port 'bram_we_a' is not connected on this instance [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:752]
WARNING: [VRFC 10-5021] port 'cdma_tvect_out' is not connected on this instance [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:832]
WARNING: [VRFC 10-5021] port 'cdma_tvect_out' is not connected on this instance [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:882]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [C:/Users/cdter/Documents/UCLA/cs/259/bnn_accelerator_project3/bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v:1109]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
