$date
	Tue Jun 16 21:59:09 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_P12 $end
$var wire 1 " t_P6 $end
$var wire 1 # t_P8 $end
$var integer 32 $ cew_Error_Count [31:0] $end
$var integer 32 % cew_Test_Count [31:0] $end
$var integer 32 & i [31:0] $end
$var reg 1 ' t_P1 $end
$var reg 1 ( t_P10 $end
$var reg 1 ) t_P11 $end
$var reg 1 * t_P13 $end
$var reg 1 + t_P14 $end
$var reg 1 , t_P2 $end
$var reg 1 - t_P3 $end
$var reg 1 . t_P4 $end
$var reg 1 / t_P5 $end
$var reg 1 0 t_P7 $end
$var reg 1 1 t_P9 $end
$scope function gold $end
$var reg 1 2 gold $end
$var reg 1 3 x $end
$var reg 1 4 y $end
$var reg 1 5 z $end
$upscope $end
$scope module cut $end
$var wire 1 6 P1 $end
$var wire 1 7 P10 $end
$var wire 1 8 P11 $end
$var wire 1 9 P13 $end
$var wire 1 : P14 $end
$var wire 1 ; P2 $end
$var wire 1 < P3 $end
$var wire 1 = P4 $end
$var wire 1 > P5 $end
$var wire 1 ? P7 $end
$var wire 1 @ P9 $end
$var reg 1 A P12 $end
$var reg 1 B P6 $end
$var reg 1 C P8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xC
xB
0A
x@
0?
x>
x=
x<
0;
1:
09
x8
x7
06
x5
x4
x3
x2
x1
00
x/
x.
x-
0,
1+
0*
x)
x(
0'
b0 &
b1 %
b0 $
x#
x"
0!
$end
#1
0B
0"
0/
0>
0.
0=
0-
0<
b10 %
02
05
04
03
#2
0C
0#
0)
08
0(
07
01
0@
b11 %
#3
1*
19
b100 %
b1 &
#4
1/
1>
b101 %
15
#5
1)
18
b110 %
#6
0*
09
1,
1;
b111 %
b10 &
#7
0/
0>
1.
1=
b1000 %
05
14
#8
0)
08
1(
17
b1001 %
#9
1*
19
b1010 %
b11 &
#10
1/
1>
b1011 %
15
#11
1)
18
b1100 %
#12
0*
09
0,
0;
1'
16
b1101 %
b100 &
#13
0/
0>
0.
0=
1-
1<
b1110 %
05
04
13
#14
0)
08
0(
07
11
1@
b1111 %
#15
1*
19
b10000 %
b101 &
#16
1/
1>
b10001 %
15
#17
1)
18
b10010 %
#18
0*
09
1,
1;
b10011 %
b110 &
#19
0/
0>
1.
1=
b10100 %
05
14
#20
0)
08
1(
17
b10101 %
#21
1A
1!
1*
19
b10110 %
b111 &
#22
1B
1"
1/
1>
b10111 %
12
15
#23
1C
1#
1)
18
b11000 %
#24
b1000 &
#25
