{
  "name": "arch::irq::chip::ioapic::IoApicAccess::new",
  "safe": false,
  "callees": {
    "io::io_mem::allocator::IoMemAllocatorBuilder::reserve": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reserves `range` from the allocator for sensitive MMIO with the specified cache policy.\n\n # Panics\n\n This function will panic if the specified range is not available.\n",
      "adt": {
        "core::ops::Range": "ImmutableAsArgument",
        "mm::page_prop::CachePolicy": "ImmutableAsArgument",
        "io::io_mem::allocator::IoMemAllocatorBuilder": "ImmutableAsArgument",
        "io::io_mem::IoMem": "Constructor"
      }
    }
  },
  "adts": {
    "core::ops::Range": [
      "Plain"
    ],
    "mm::page_prop::CachePolicy": [
      "Plain"
    ],
    "io::io_mem::allocator::IoMemAllocatorBuilder": [
      "Ref"
    ],
    "io::io_mem::IoMem": [
      "Plain"
    ],
    "arch::irq::chip::ioapic::IoApicAccess": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::irq::chip::ioapic::IoApicAccess::new"
  },
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:172:5: 179:6",
  "src": "pub(self) unsafe fn new(base_address: usize, io_mem_builder: &IoMemAllocatorBuilder) -> Self {\n        let io_mem = io_mem_builder.reserve(\n            base_address..(base_address + Self::MMIO_SIZE),\n            crate::mm::CachePolicy::Uncacheable,\n        );\n\n        Self { io_mem }\n    }",
  "mir": "fn arch::irq::chip::ioapic::IoApicAccess::new(_1: usize, _2: &io::io_mem::allocator::IoMemAllocatorBuilder) -> arch::irq::chip::ioapic::IoApicAccess {\n    let mut _0: arch::irq::chip::ioapic::IoApicAccess;\n    let  _3: io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _4: core::ops::Range<usize>;\n    let mut _5: usize;\n    let mut _6: (usize, bool);\n    let mut _7: mm::page_prop::CachePolicy;\n    debug base_address => _1;\n    debug io_mem_builder => _2;\n    debug io_mem => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _6 = CheckedAdd(_1, arch::irq::chip::ioapic::IoApicAccess::MMIO_SIZE);\n        assert(!move (_6.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, arch::irq::chip::ioapic::IoApicAccess::MMIO_SIZE) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = move (_6.0: usize);\n        _4 = Range(_1, move _5);\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = mm::page_prop::CachePolicy::Uncacheable;\n        _3 = io::io_mem::allocator::IoMemAllocatorBuilder::reserve(_2, move _4, move _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        StorageDead(_4);\n        _0 = IoApicAccess(_3);\n        return;\n    }\n}\n",
  "doc": " # Safety\n\n The caller must ensure that the base address is a valid I/O APIC base address.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}