#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561d7cab3130 .scope module, "UART_tb" "UART_tb" 2 32;
 .timescale 0 0;
L_0x7f4e5ebfe450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cadb250_0 .net "NrD", 0 0, L_0x7f4e5ebfe450;  1 drivers
o0x7f4e5ec85348 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561d7cadb310_0 .net "O_DATA", 7 0, o0x7f4e5ec85348;  0 drivers
o0x7f4e5ec85378 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d7cadb3e0_0 .net "Rx", 0 0, o0x7f4e5ec85378;  0 drivers
v0x561d7cadb4e0_0 .net "TiP", 0 0, L_0x561d7cadc8d0;  1 drivers
v0x561d7cadb5b0_0 .net "Tx", 0 0, L_0x561d7ca9fec0;  1 drivers
v0x561d7cadb650_0 .var "clk", 0 0;
v0x561d7cadb740_0 .net "ctrl", 0 0, L_0x561d7cadba00;  1 drivers
v0x561d7cadb830_0 .var "data", 7 0;
v0x561d7cadb8d0_0 .var "send_data", 0 0;
S_0x561d7ca95b30 .scope module, "U1" "UART" 2 45, 3 37 0, S_0x561d7cab3130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rx"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "I_DATA"
    .port_info 3 /INPUT 1 "send_data"
    .port_info 4 /OUTPUT 1 "Tx"
    .port_info 5 /OUTPUT 1 "TiP"
    .port_info 6 /OUTPUT 1 "NrD"
    .port_info 7 /OUTPUT 8 "O_DATA"
    .port_info 8 /OUTPUT 1 "clk_baud"
P_0x561d7ca95cb0 .param/l "BAUD_DIVIDER" 0 3 37, +C4<00000000000000000000000000000001>;
P_0x561d7ca95cf0 .param/l "Tx_IDLE" 1 3 93, C4<00>;
P_0x561d7ca95d30 .param/l "Tx_LOAD" 1 3 94, C4<01>;
P_0x561d7ca95d70 .param/l "Tx_TRANS" 1 3 95, C4<10>;
P_0x561d7ca95db0 .param/l "Tx_WAIT" 1 3 96, C4<11>;
L_0x561d7ca9fec0 .functor BUFZ 1, v0x561d7cad9a00_0, C4<0>, C4<0>, C4<0>;
v0x561d7cad9210_0 .net "I_DATA", 7 0, v0x561d7cadb830_0;  1 drivers
v0x561d7cad9310_0 .var "I_DATA_r", 7 0;
v0x561d7cad93f0_0 .net "NrD", 0 0, L_0x7f4e5ebfe450;  alias, 1 drivers
v0x561d7cad9490_0 .net "O_DATA", 7 0, o0x7f4e5ec85348;  alias, 0 drivers
v0x561d7cad9570_0 .net "Rx", 0 0, o0x7f4e5ec85378;  alias, 0 drivers
v0x561d7cad9630_0 .net "TiP", 0 0, L_0x561d7cadc8d0;  alias, 1 drivers
v0x561d7cad96f0_0 .net "Tx", 0 0, L_0x561d7ca9fec0;  alias, 1 drivers
v0x561d7cad97b0_0 .var "Tx_buf_r", 9 0;
v0x561d7cad9890_0 .var "Tx_ctrl_r", 3 0;
v0x561d7cad9a00_0 .var "Tx_r", 0 0;
v0x561d7cad9ac0_0 .net "Tx_s_IDLE", 0 0, L_0x561d7cadbdd0;  1 drivers
v0x561d7cad9b80_0 .net "Tx_s_LOAD", 0 0, L_0x561d7cadc160;  1 drivers
v0x561d7cad9c40_0 .net "Tx_s_TRANS", 0 0, L_0x561d7cadc3c0;  1 drivers
v0x561d7cad9d00_0 .net "Tx_s_WAIT", 0 0, L_0x561d7cadc6c0;  1 drivers
v0x561d7cad9dc0_0 .var "Tx_state_r", 1 0;
L_0x7f4e5ebfe180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cad9ea0_0 .net/2u *"_s10", 0 0, L_0x7f4e5ebfe180;  1 drivers
L_0x7f4e5ebfe1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561d7cad9f80_0 .net/2u *"_s14", 1 0, L_0x7f4e5ebfe1c8;  1 drivers
v0x561d7cada060_0 .net *"_s16", 0 0, L_0x561d7cadbf90;  1 drivers
L_0x7f4e5ebfe210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561d7cada120_0 .net/2u *"_s18", 0 0, L_0x7f4e5ebfe210;  1 drivers
L_0x7f4e5ebfe258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cada200_0 .net/2u *"_s20", 0 0, L_0x7f4e5ebfe258;  1 drivers
L_0x7f4e5ebfe2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561d7cada2e0_0 .net/2u *"_s24", 1 0, L_0x7f4e5ebfe2a0;  1 drivers
v0x561d7cada3c0_0 .net *"_s26", 0 0, L_0x561d7cadc2d0;  1 drivers
L_0x7f4e5ebfe2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561d7cada480_0 .net/2u *"_s28", 0 0, L_0x7f4e5ebfe2e8;  1 drivers
L_0x7f4e5ebfe330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cada560_0 .net/2u *"_s30", 0 0, L_0x7f4e5ebfe330;  1 drivers
L_0x7f4e5ebfe378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561d7cada640_0 .net/2u *"_s34", 1 0, L_0x7f4e5ebfe378;  1 drivers
v0x561d7cada720_0 .net *"_s36", 0 0, L_0x561d7cadc590;  1 drivers
L_0x7f4e5ebfe3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561d7cada7e0_0 .net/2u *"_s38", 0 0, L_0x7f4e5ebfe3c0;  1 drivers
L_0x7f4e5ebfe0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561d7cada8c0_0 .net/2u *"_s4", 1 0, L_0x7f4e5ebfe0f0;  1 drivers
L_0x7f4e5ebfe408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cada9a0_0 .net/2u *"_s40", 0 0, L_0x7f4e5ebfe408;  1 drivers
v0x561d7cadaa80_0 .net *"_s6", 0 0, L_0x561d7cadbc30;  1 drivers
L_0x7f4e5ebfe138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561d7cadab40_0 .net/2u *"_s8", 0 0, L_0x7f4e5ebfe138;  1 drivers
v0x561d7cadac20_0 .net "baud_pulse", 0 0, L_0x561d7ca9fdd0;  1 drivers
v0x561d7cadacc0_0 .net "clk", 0 0, v0x561d7cadb650_0;  1 drivers
v0x561d7cadaf70_0 .net "clk_baud", 0 0, L_0x561d7cadba00;  alias, 1 drivers
v0x561d7cadb010_0 .net "send_data", 0 0, v0x561d7cadb8d0_0;  1 drivers
v0x561d7cadb0b0_0 .var "send_data_r", 0 0;
L_0x561d7cadbc30 .cmp/eq 2, v0x561d7cad9dc0_0, L_0x7f4e5ebfe0f0;
L_0x561d7cadbdd0 .functor MUXZ 1, L_0x7f4e5ebfe180, L_0x7f4e5ebfe138, L_0x561d7cadbc30, C4<>;
L_0x561d7cadbf90 .cmp/eq 2, v0x561d7cad9dc0_0, L_0x7f4e5ebfe1c8;
L_0x561d7cadc160 .functor MUXZ 1, L_0x7f4e5ebfe258, L_0x7f4e5ebfe210, L_0x561d7cadbf90, C4<>;
L_0x561d7cadc2d0 .cmp/eq 2, v0x561d7cad9dc0_0, L_0x7f4e5ebfe2a0;
L_0x561d7cadc3c0 .functor MUXZ 1, L_0x7f4e5ebfe330, L_0x7f4e5ebfe2e8, L_0x561d7cadc2d0, C4<>;
L_0x561d7cadc590 .cmp/eq 2, v0x561d7cad9dc0_0, L_0x7f4e5ebfe378;
L_0x561d7cadc6c0 .functor MUXZ 1, L_0x7f4e5ebfe408, L_0x7f4e5ebfe3c0, L_0x561d7cadc590, C4<>;
L_0x561d7cadc8d0 .reduce/nor L_0x561d7cadbdd0;
S_0x561d7ca5d0e0 .scope module, "baud" "clk_gen" 3 52, 4 30 0, S_0x561d7ca95b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "new_clk"
    .port_info 3 /OUTPUT 1 "clk_pulse"
P_0x561d7ca5d2b0 .param/l "DIVIDER" 0 4 30, +C4<00000000000000000000000000000001>;
L_0x7f4e5ebfe0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f4e5ebfe018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x561d7ca99a20 .functor XNOR 1, L_0x7f4e5ebfe0a8, L_0x7f4e5ebfe018, C4<0>, C4<0>;
L_0x561d7ca9fdd0 .functor BUFZ 1, v0x561d7cab7f10_0, C4<0>, C4<0>, C4<0>;
v0x561d7cab4be0_0 .net/2u *"_s0", 0 0, L_0x7f4e5ebfe018;  1 drivers
v0x561d7cab6400_0 .net *"_s2", 0 0, L_0x561d7ca99a20;  1 drivers
L_0x7f4e5ebfe060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561d7cab6980_0 .net/2u *"_s4", 0 0, L_0x7f4e5ebfe060;  1 drivers
v0x561d7cab75b0_0 .var "baud_last_r", 0 0;
v0x561d7cab7f10_0 .var "baud_posedge_r", 0 0;
v0x561d7caad920_0 .net "clk", 0 0, v0x561d7cadb650_0;  alias, 1 drivers
v0x561d7caadd50_0 .net "clk_pulse", 0 0, L_0x561d7ca9fdd0;  alias, 1 drivers
v0x561d7cad8f30_0 .net "enable", 0 0, L_0x7f4e5ebfe0a8;  1 drivers
v0x561d7cad8ff0_0 .net "new_clk", 0 0, L_0x561d7cadba00;  alias, 1 drivers
v0x561d7cad90b0_0 .var "new_clk_r", 0 0;
E_0x561d7ca9b1e0 .event posedge, v0x561d7caad920_0;
L_0x561d7cadba00 .functor MUXZ 1, L_0x7f4e5ebfe060, v0x561d7cad90b0_0, L_0x561d7ca99a20, C4<>;
    .scope S_0x561d7ca5d0e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cad90b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cab75b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cab7f10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x561d7ca5d0e0;
T_1 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561d7cad90b0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x561d7cad90b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d7cad90b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561d7ca5d0e0;
T_2 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cab75b0_0;
    %nor/r;
    %load/vec4 v0x561d7cad8ff0_0;
    %and;
    %assign/vec4 v0x561d7cab7f10_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561d7ca5d0e0;
T_3 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561d7cad8ff0_0;
    %assign/vec4 v0x561d7cab75b0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561d7ca95b30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d7cad9a00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561d7cad9310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cadb0b0_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x561d7cad97b0_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561d7cad9890_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d7cad9dc0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x561d7ca95b30;
T_5 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cadb010_0;
    %assign/vec4 v0x561d7cadb0b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561d7ca95b30;
T_6 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad9ac0_0;
    %load/vec4 v0x561d7cadb010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x561d7cad9210_0;
    %assign/vec4 v0x561d7cad9310_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561d7ca95b30;
T_7 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad9dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x561d7cadb0b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x561d7cadaf70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
T_7.9 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x561d7cad9890_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x561d7cadaf70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561d7cad9dc0_0, 0;
T_7.13 ;
T_7.11 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561d7ca95b30;
T_8 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad97b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x561d7cad9a00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561d7ca95b30;
T_9 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad9b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x561d7cad9310_0;
    %concati/vec4 1, 0, 2;
    %assign/vec4 v0x561d7cad97b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561d7cad9b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561d7cadac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561d7cad97b0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561d7cad97b0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561d7ca95b30;
T_10 ;
    %wait E_0x561d7ca9b1e0;
    %load/vec4 v0x561d7cad9b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561d7cad9890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561d7cad9b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561d7cadac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x561d7cad9890_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561d7cad9890_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561d7cab3130;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561d7cadb830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cadb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cadb8d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x561d7cab3130;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0x561d7cadb650_0;
    %inv;
    %store/vec4 v0x561d7cadb650_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561d7cab3130;
T_13 ;
    %vpi_call 2 53 "$dumpfile", "sim/UART_tb.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561d7cab3130 {0 0 0};
    %vpi_call 2 56 "$monitor", "data=%8b send_data=%1b Tx=%1b TiP=%1b", v0x561d7cadb830_0, v0x561d7cadb8d0_0, v0x561d7cadb5b0_0, v0x561d7cadb4e0_0 {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x561d7cadb830_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d7cadb8d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d7cadb8d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 60 "$display", "End!" {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb/UART_tb.v";
    "rtl/UART.v";
    "./../clk_gen/rtl/clk_gen.v";
