{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694042911317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694042911324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 18:28:31 2023 " "Processing started: Wed Sep 06 18:28:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694042911324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042911324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectosd2 -c proyectosd2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectosd2 -c proyectosd2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042911324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694042911660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694042911660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_down-solucion " "Found design unit 1: contador_up_down-solucion" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921457 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_down " "Found entity 1: contador_up_down" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento-Behavioral " "Found design unit 1: registro_sostenimiento-Behavioral" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/registro_sostenimiento.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921467 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento " "Found entity 1: registro_sostenimiento" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/registro_sostenimiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-solve " "Found design unit 1: Comparator-solve" {  } { { "Comparator.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectosd2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyectosd2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proyectosd2 " "Found entity 1: proyectosd2" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ServoControl-Behavioral " "Found design unit 1: ServoControl-Behavioral" {  } { { "ServoControl.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ServoControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ServoControl " "Found entity 1: ServoControl" {  } { { "ServoControl.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ServoControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agrupa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file agrupa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 agrupa-solucion " "Found design unit 1: agrupa-solucion" {  } { { "agrupa.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/agrupa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""} { "Info" "ISGN_ENTITY_NAME" "1 agrupa " "Found entity 1: agrupa" {  } { { "agrupa.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/agrupa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadordown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadordown-solucion " "Found design unit 1: contadordown-solucion" {  } { { "contadordown.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadordown.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadordown " "Found entity 1: contadordown" {  } { { "contadordown.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadordown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorup-solucion " "Found design unit 1: contadorup-solucion" {  } { { "contadorup.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadorup.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorup " "Found entity 1: contadorup" {  } { { "contadorup.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadorup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-archxi " "Found design unit 1: ram-archxi" {  } { { "ram.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-Behavioral " "Found design unit 1: Mux2x1-Behavioral" {  } { { "Mux2x1.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Mux2x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Mux2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-Behavioral " "Found design unit 1: MSS-Behavioral" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-solve " "Found design unit 1: BinToBCD-solve" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BinToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BinToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo7Segment-solve " "Found design unit 1: BCDTo7Segment-solve" {  } { { "BCDTo7Segment.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BCDTo7Segment.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo7Segment " "Found entity 1: BCDTo7Segment" {  } { { "BCDTo7Segment.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BCDTo7Segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694042921477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSS " "Elaborating entity \"MSS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694042921512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abrir MSS.vhd(44) " "VHDL Process Statement warning at MSS.vhd(44): signal \"abrir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694042921512 "|MSS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "atras MSS.vhd(71) " "VHDL Process Statement warning at MSS.vhd(71): signal \"atras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_sos MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_sos\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_contup MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_contup\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_contdown MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_contdown\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_resRam MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_resRam\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_manual MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_manual\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_servomotor MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_servomotor\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_read MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"write_read\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_agrupa MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_agrupa\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_manual MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_manual\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_contadordown MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_contadordown\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_contadorup MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_contadorup\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"sel_mux\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sostenimiento MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_sostenimiento\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sos_ram MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_sos_ram\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sos_ram MSS.vhd(22) " "Inferred latch for \"en_sos_ram\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sostenimiento MSS.vhd(22) " "Inferred latch for \"en_sostenimiento\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux MSS.vhd(22) " "Inferred latch for \"sel_mux\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_contadorup MSS.vhd(22) " "Inferred latch for \"en_contadorup\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_contadordown MSS.vhd(22) " "Inferred latch for \"en_contadordown\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Ti MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Ti\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Th MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Th\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tg MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tg\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tf MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tf\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Te MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Te\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Td MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Td\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tc MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tc\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tb MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tb\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Ta MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Ta\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_manual MSS.vhd(22) " "Inferred latch for \"en_manual\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_agrupa MSS.vhd(22) " "Inferred latch for \"en_agrupa\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_read MSS.vhd(22) " "Inferred latch for \"write_read\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_servomotor MSS.vhd(22) " "Inferred latch for \"en_servomotor\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_manual MSS.vhd(22) " "Inferred latch for \"reset_manual\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_resRam MSS.vhd(22) " "Inferred latch for \"reset_resRam\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_contdown MSS.vhd(22) " "Inferred latch for \"reset_contdown\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_contup MSS.vhd(22) " "Inferred latch for \"reset_contup\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_sos MSS.vhd(22) " "Inferred latch for \"reset_sos\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042921517 "|MSS"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_mux\$latch " "Latch sel_mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Td " "Ports D and ENA on the latch are fed by the same signal estado_actual.Td" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_agrupa\$latch " "Latch en_agrupa\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Te " "Ports D and ENA on the latch are fed by the same signal estado_actual.Te" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_contadorup\$latch " "Latch en_contadorup\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Te " "Ports D and ENA on the latch are fed by the same signal estado_actual.Te" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_contadordown\$latch " "Latch en_contadordown\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Tg " "Ports D and ENA on the latch are fed by the same signal estado_actual.Tg" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_servomotor\$latch " "Latch en_servomotor\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Ti " "Ports D and ENA on the latch are fed by the same signal estado_actual.Ti" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_manual\$latch " "Latch en_manual\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_actual.Tb " "Ports D and ENA on the latch are fed by the same signal estado_actual.Tb" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694042921957 ""}  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694042921957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en_sostenimiento VCC " "Pin \"en_sostenimiento\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|en_sostenimiento"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_sos_ram VCC " "Pin \"en_sos_ram\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|en_sos_ram"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_sos VCC " "Pin \"reset_sos\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|reset_sos"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_contup VCC " "Pin \"reset_contup\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|reset_contup"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_contdown VCC " "Pin \"reset_contdown\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|reset_contdown"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_resRam VCC " "Pin \"reset_resRam\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|reset_resRam"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_manual VCC " "Pin \"reset_manual\" is stuck at VCC" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694042921974 "|MSS|reset_manual"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694042921974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694042922056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694042922354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694042922354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cerrar " "No output dependent on input pin \"cerrar\"" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694042922377 "|MSS|cerrar"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694042922377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694042922377 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694042922377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694042922377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694042922377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694042922413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 18:28:42 2023 " "Processing ended: Wed Sep 06 18:28:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694042922413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694042922413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694042922413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694042922413 ""}
