{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401863764331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401863764331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 14:36:04 2014 " "Processing started: Wed Jun 04 14:36:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401863764331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401863764331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401863764331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401863764593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Muxs.v " "Can't analyze file -- file Muxs.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401863764647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Instruction.v " "Can't analyze file -- file Instruction.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401863764649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU.v " "Can't analyze file -- file CPU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401863764651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Barrel_Shifter.v " "Can't analyze file -- file Barrel_Shifter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401863764657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401863764659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/archexp/lab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(6) " "Verilog HDL Declaration information at PipelineCPU.v(6): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401863764663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/archexp/lab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "D:/archexp/lab06/InstMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/archexp/lab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/archexp/lab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "D:/archexp/lab06/ID_Ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401863764672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keep PipelineCPU.v(15) " "Verilog HDL Implicit Net warning at PipelineCPU.v(15): created implicit net for \"keep\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ex_top_ID PipelineCPU.v(47) " "Verilog HDL Implicit Net warning at PipelineCPU.v(47): created implicit net for \"Ex_top_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd_Rs_out_ID PipelineCPU.v(48) " "Verilog HDL Implicit Net warning at PipelineCPU.v(48): created implicit net for \"Rd_Rs_out_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_ID PipelineCPU.v(62) " "Verilog HDL Implicit Net warning at PipelineCPU.v(62): created implicit net for \"Regdt0_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shamt_Ex PipelineCPU.v(66) " "Verilog HDL Implicit Net warning at PipelineCPU.v(66): created implicit net for \"Shamt_Ex\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_Ex PipelineCPU.v(67) " "Verilog HDL Implicit Net warning at PipelineCPU.v(67): created implicit net for \"Regdt0_Ex\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401863764672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401863764706 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PC_branch PipelineCPU.v(8) " "Verilog HDL warning at PipelineCPU.v(8): object PC_branch used but never assigned" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1401863764708 "|PipelineCPU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PC_jump PipelineCPU.v(8) " "Verilog HDL warning at PipelineCPU.v(8): object PC_jump used but never assigned" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1401863764708 "|PipelineCPU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PCSource PipelineCPU.v(9) " "Verilog HDL warning at PipelineCPU.v(9): object PCSource used but never assigned" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1401863764708 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Target_ID PipelineCPU.v(29) " "Verilog HDL or VHDL warning at PipelineCPU.v(29): object \"Target_ID\" assigned a value but never read" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1401863764708 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LoadByte_ID PipelineCPU.v(30) " "Verilog HDL or VHDL warning at PipelineCPU.v(30): object \"LoadByte_ID\" assigned a value but never read" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1401863764708 "|PipelineCPU"}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "ID_Ex_Reg 28 ID_Ex 27 PipelineCPU.v(67) " "Verilog HDL Module Instantiation error at PipelineCPU.v(67): instance \"ID_Ex_Reg\" specifies 28 actual port connections but module \"ID_Ex\" only expects 27" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 67 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "" 0 -1 1401863764713 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1401863764715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/archexp/lab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/archexp/lab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401863764743 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401863764781 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 04 14:36:04 2014 " "Processing ended: Wed Jun 04 14:36:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401863764781 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401863764781 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401863764781 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401863764781 ""}
