# do g08_lab3.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g08_stack52
# 
# Top level modules:
# 	g08_stack52
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g08_stack52_vlg_sample_tst
# -- Compiling module g08_stack52_vlg_check_tst
# -- Compiling module g08_stack52_vlg_vec_tst
# 
# Top level modules:
# 	g08_stack52_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.g08_stack52_vlg_vec_tst 
# Loading work.g08_stack52_vlg_vec_tst
# Loading work.g08_stack52
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_jtag
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.g08_stack52_vlg_sample_tst
# Loading work.g08_stack52_vlg_check_tst
# ** Warning: (vsim-3017) g08_lab3.vt(1405): [TFMPC] - Too few port connections. Expected 15, found 11.
# 
#         Region: /g08_stack52_vlg_vec_tst/i1
# ** Warning: (vsim-3722) g08_lab3.vt(1405): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) g08_lab3.vt(1405): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) g08_lab3.vt(1405): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) g08_lab3.vt(1405): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port EMPTY :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port NUM[0] :: @time = 3000000.000 ps
#      Expected value = 000000
#      Real value = 000001
# ERROR! Vector Mismatch for output port FULL :: @time = 7000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port NUM[2] :: @time = 7000000.000 ps
#      Expected value = 000000
#      Real value = 110100
# ERROR! Vector Mismatch for output port NUM[4] :: @time = 7000000.000 ps
#      Expected value = 000000
#      Real value = 110100
# ERROR! Vector Mismatch for output port NUM[5] :: @time = 7000000.000 ps
#      Expected value = 000000
#      Real value = 110100
# ERROR! Vector Mismatch for output port NUM[1] :: @time = 9000000.000 ps
#      Expected value = 000000
#      Real value = 110011
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : g08_lab3.vt(1369)
#    Time: 100 us  Iteration: 0  Instance: /g08_stack52_vlg_vec_tst/tb_out
