# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project HW1_1
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project Hw1_2
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v failed with 1 errors.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v failed with 1 errors.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v failed with 1 errors.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.fulladder1_bench -voptargs=+acc
# vsim work.fulladder1_bench -voptargs="+acc" 
# Start time: 21:13:59 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder1_bench(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
run -all
add wave -position insertpoint  \
sim:/fulladder1_bench/A \
sim:/fulladder1_bench/B \
sim:/fulladder1_bench/Cin \
sim:/fulladder1_bench/S \
sim:/fulladder1_bench/Cout
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder1_bench(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
run -continue
quit -sim
# End time: 21:28:00 on Sep 09,2024, Elapsed time: 0:14:01
# Errors: 0, Warnings: 2
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.fulladder4_bench
# vsim -voptargs="+acc" work.fulladder4_bench 
# Start time: 21:28:28 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder4_bench(fast)
# Loading work.fulladder4(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
add wave -position insertpoint  \
sim:/fulladder4_bench/A \
sim:/fulladder4_bench/B \
sim:/fulladder4_bench/Cin \
sim:/fulladder4_bench/S \
sim:/fulladder4_bench/Cout
run -continue
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder4_bench(fast)
# Loading work.fulladder4(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
add wave -position insertpoint  \
sim:/fulladder4_bench/A \
sim:/fulladder4_bench/B \
sim:/fulladder4_bench/Cin \
sim:/fulladder4_bench/Cout \
sim:/fulladder4_bench/S
run -all
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder4_bench(fast)
# Loading work.fulladder4(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
add wave -position insertpoint  \
sim:/fulladder4_bench/A \
sim:/fulladder4_bench/B \
sim:/fulladder4_bench/Cin \
sim:/fulladder4_bench/Cout \
sim:/fulladder4_bench/S
run -all
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder4_bench(fast)
# Loading work.fulladder4(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
run -all
quit -sim
# End time: 21:31:50 on Sep 09,2024, Elapsed time: 0:03:22
# Errors: 0, Warnings: 2
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.fulladder_bench
# vsim -voptargs="+acc" work.fulladder_bench 
# Start time: 21:32:23 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /filespace/s/sccooper/ECE 552/Hw1/hw1/hw1_2/fulladder_bench.v(14): Module 'fulladder16' is not defined.
#  For instance 'DUT' at path 'fulladder_bench'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 21:32:23 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of fulladder1.v was successful.
# Compile of fulladder1_bench.v was successful.
# Compile of fulladder_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nor2.v was successful.
# Compile of not1.v was successful.
# Compile of xor2.v was successful.
# Compile of fulladder4.v was successful.
# Compile of fulladder4_bench.v was successful.
# Compile of fulladder16.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.fulladder_bench
# vsim -voptargs="+acc" work.fulladder_bench 
# Start time: 21:38:09 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fulladder_bench(fast)
# Loading work.clkrst(fast)
# Loading work.fulladder16(fast)
# Loading work.fulladder4(fast)
# Loading work.fulladder1(fast)
# Loading work.nand2(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: /filespace/s/sccooper/ECE 552/Hw1/hw1/hw1_2/fulladder4.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fulladder_bench/DUT/fulladder4_0 File: /filespace/s/sccooper/ECE 552/Hw1/hw1/hw1_2/fulladder16.v Line: 11
add wave -position insertpoint  \
sim:/fulladder_bench/A \
sim:/fulladder_bench/B \
sim:/fulladder_bench/Clk \
sim:/fulladder_bench/Cout \
sim:/fulladder_bench/err \
sim:/fulladder_bench/rst \
sim:/fulladder_bench/S \
sim:/fulladder_bench/Sumcalc
run -all
# A : 03524, B05e81, Sum 93a5
# A : 0d609, B05663, Sum 2c6c
# A : 07b0d, B0998d, Sum 149a
# A : 08465, B05212, Sum d677
# A : 0e301, B0cd0d, Sum b00e
# A : 0f176, B0cd3d, Sum beb3
# A : 057ed, B0f78c, Sum 4f79
# A : 0e9f9, B024c6, Sum 0ebf
# A : 084c5, B0d2aa, Sum 576f
# A : 0f7e5, B07277, Sum 6a5c
# A : 0d612, B0db8f, Sum b1a1
# A : 069f2, B096ce, Sum 00c0
# A : 07ae8, B04ec5, Sum c9ad
# A : 0495c, B028bd, Sum 7219
# A : 0582d, B02665, Sum 7e92
# A : 06263, B0870a, Sum e96d
# A : 02280, B02120, Sum 43a0
# A : 045aa, B0cc9d, Sum 1247
# A : 03e96, B0b813, Sum f6a9
# A : 0380d, B0d653, Sum 0e60
# A : 0dd6b, B02ad5, Sum 0840
# A : 04a02, B03eae, Sum 88b0
# A : 0e91d, B072cf, Sum 5bec
# A : 04923, B0650a, Sum ae2d
# A : 00aca, B04c3c, Sum 5706
# A : 0bdf2, B0618a, Sum 1f7c
# A : 0b341, B034d8, Sum e819
# A : 0f378, B01289, Sum 0601
# A : 00deb, B065b6, Sum 73a1
# A : 0f9c6, B013ae, Sum 0d74
# A : 002bc, B0dd2a, Sum dfe6
# A : 09a0b, B0be71, Sum 587c
# ** Note: $finish    : /filespace/s/sccooper/ECE 552/Hw1/hw1/hw1_2/fulladder_bench.v(21)
#    Time: 3200 ns  Iteration: 0  Instance: /fulladder_bench
# 1
# Break in Module fulladder_bench at /filespace/s/sccooper/ECE 552/Hw1/hw1/hw1_2/fulladder_bench.v line 21
