Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot calc_temp_tb_func_synth xil_defaultlib.calc_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'temp_data' on this module [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sim_1/new/calc_temp_tb.v:57]
ERROR: [VRFC 10-3180] cannot find port 'temp_raw_data' on this module [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sim_1/new/calc_temp_tb.v:56]
ERROR: [VRFC 10-3180] cannot find port 'MD' on this module [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sim_1/new/calc_temp_tb.v:55]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sim_1/new/calc_temp_tb.v:53]
ERROR: [VRFC 10-8530] module 'LUT5(INIT=32'b010100011111111110101110)' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT5.v:30]
ERROR: [VRFC 10-8530] module 'FDRE_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v:27]
ERROR: [VRFC 10-8530] module 'DSP48E1(ALUMODEREG=0,BCASCREG=2,BREG=2,CARRYINREG=0,CARRYINSELREG=0,INMODEREG=0,OPMODEREG=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/DSP48E1.v:28]
ERROR: [VRFC 10-8530] module 'SRLC32E_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/SRLC32E.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
