// Seed: 1589490043
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  assign id_1 = 1 ? id_2 : -1 + 1;
  generate
    wor id_3 = 1;
  endgenerate
endmodule
module module_1 (
    output wire id_0
    , id_11,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri1 id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
