INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum2/practicum.srcs/sources_1/imports/sources_1/imports/hdl/cathode_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cathode_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum2/practicum.srcs/sources_1/imports/sources_1/imports/hdl/seven_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum2/practicum.srcs/sources_1/imports/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module practicum
INFO: [VRFC 10-311] analyzing module clock_divider_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum2/practicum.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module practicum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum2/practicum.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
