

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s'
================================================================
* Date:           Wed Sep  4 19:39:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     2059|  1047497|  6.795 us|  3.457 ms|  2059|  1047497|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max   |  min |  max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST  |     1026|     1026|   3.386 us|  3.386 us|  1026|  1026|       no|
        |grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268                         |AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP                         |     1026|     1026|   3.386 us|  3.386 us|  1026|  1026|       no|
        |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284         |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP         |        7|      965|  23.100 ns|  3.184 us|     7|   965|       no|
        |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP  |     1027|     1027|   3.389 us|  3.389 us|  1027|  1027|       no|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+----------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- ROW_LOOP  |        2|  1045440|   2 ~ 968|          -|          -|  1 ~ 1080|        no|
        +------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      61|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     681|    1259|    -|
|Memory           |       12|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     790|    -|
|Register         |        -|     -|     824|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    1505|    2110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284         |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP         |        0|   0|  521|  960|    0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST  |        0|   0|   13|   57|    0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP  |        0|   0|  134|  185|    0|
    |grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268                         |AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP                         |        0|   0|   13|   57|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                               |                                                                         |        0|   0|  681| 1259|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                     Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_hist_V_U     |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |tmp_hist_V_1_U   |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |tmp_hist_V_2_U   |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |tmp_hist1_V_U    |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |tmp_hist1_V_1_U  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |tmp_hist1_V_2_U  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                               |       12|  0|   0|    0|  6144|  192|     6|       196608|
    +-----------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln515_fu_434_p2              |         +|   0|  0|  19|          12|           1|
    |row_2_fu_428_p2                  |         +|   0|  0|  18|          11|           1|
    |cmp6214_fu_414_p2                |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln509_fu_423_p2             |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  61|          46|          15|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  43|          8|    1|          8|
    |demosaic_out_data241_read  |   9|          2|    1|          2|
    |hist_0_address0            |  14|          3|   10|         30|
    |hist_0_ce0                 |  14|          3|    1|          3|
    |hist_0_d0                  |  14|          3|   32|         96|
    |hist_0_we0                 |  14|          3|    1|          3|
    |hist_1_address0            |  14|          3|   10|         30|
    |hist_1_ce0                 |  14|          3|    1|          3|
    |hist_1_d0                  |  14|          3|   32|         96|
    |hist_1_we0                 |  14|          3|    1|          3|
    |hist_2_address0            |  14|          3|   10|         30|
    |hist_2_ce0                 |  14|          3|    1|          3|
    |hist_2_d0                  |  14|          3|   32|         96|
    |hist_2_we0                 |  14|          3|    1|          3|
    |impop_data1_write          |   9|          2|    1|          2|
    |row_fu_98                  |   9|          2|   11|         22|
    |tmp_hist1_V_1_address0     |  26|          5|   10|         50|
    |tmp_hist1_V_1_ce0          |  26|          5|    1|          5|
    |tmp_hist1_V_1_d0           |  20|          4|   32|        128|
    |tmp_hist1_V_1_we0          |  20|          4|    1|          4|
    |tmp_hist1_V_2_address0     |  26|          5|   10|         50|
    |tmp_hist1_V_2_ce0          |  26|          5|    1|          5|
    |tmp_hist1_V_2_d0           |  20|          4|   32|        128|
    |tmp_hist1_V_2_we0          |  20|          4|    1|          4|
    |tmp_hist1_V_address0       |  26|          5|   10|         50|
    |tmp_hist1_V_ce0            |  26|          5|    1|          5|
    |tmp_hist1_V_d0             |  20|          4|   32|        128|
    |tmp_hist1_V_we0            |  20|          4|    1|          4|
    |tmp_hist_V_1_address0      |  26|          5|   10|         50|
    |tmp_hist_V_1_ce0           |  26|          5|    1|          5|
    |tmp_hist_V_1_d0            |  20|          4|   32|        128|
    |tmp_hist_V_1_we0           |  20|          4|    1|          4|
    |tmp_hist_V_2_address0      |  26|          5|   10|         50|
    |tmp_hist_V_2_ce0           |  26|          5|    1|          5|
    |tmp_hist_V_2_d0            |  20|          4|   32|        128|
    |tmp_hist_V_2_we0           |  20|          4|    1|          4|
    |tmp_hist_V_address0        |  26|          5|   10|         50|
    |tmp_hist_V_ce0             |  26|          5|    1|          5|
    |tmp_hist_V_d0              |  20|          4|   32|        128|
    |tmp_hist_V_we0             |  20|          4|    1|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 790|        158|  410|       1552|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                        |   7|   0|    7|          0|
    |cmp6214_reg_689                                                                                  |   1|   0|    1|          0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg         |   1|   0|    1|          0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg  |   1|   0|    1|          0|
    |grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg                         |   1|   0|    1|          0|
    |p_read1_cast_reg_684                                                                             |  11|   0|   12|          1|
    |row_2_reg_696                                                                                    |  11|   0|   11|          0|
    |row_fu_98                                                                                        |  11|   0|   11|          0|
    |tmp_54_reg_761                                                                                   |  11|   0|   12|          1|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float                        |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10                     |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11                     |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_36_reg_701             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_37_reg_706             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_38_reg_711             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_39_reg_716             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_40_reg_721             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_41_reg_726             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_42_reg_731             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_43_reg_736             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_44_reg_741             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_45_reg_746             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_46_reg_751             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_47_reg_756             |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8                      |  32|   0|   32|          0|
    |void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9                      |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 824|   0|  826|          2|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>|  return value|
|p_read                               |   in|   11|     ap_none|                                                  p_read|        scalar|
|p_read1                              |   in|   11|     ap_none|                                                 p_read1|        scalar|
|demosaic_out_data241_dout            |   in|   30|     ap_fifo|                                    demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid  |   in|    2|     ap_fifo|                                    demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap        |   in|    2|     ap_fifo|                                    demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n         |   in|    1|     ap_fifo|                                    demosaic_out_data241|       pointer|
|demosaic_out_data241_read            |  out|    1|     ap_fifo|                                    demosaic_out_data241|       pointer|
|impop_data1_din                      |  out|   30|     ap_fifo|                                             impop_data1|       pointer|
|impop_data1_num_data_valid           |   in|    2|     ap_fifo|                                             impop_data1|       pointer|
|impop_data1_fifo_cap                 |   in|    2|     ap_fifo|                                             impop_data1|       pointer|
|impop_data1_full_n                   |   in|    1|     ap_fifo|                                             impop_data1|       pointer|
|impop_data1_write                    |  out|    1|     ap_fifo|                                             impop_data1|       pointer|
|hist_0_address0                      |  out|   10|   ap_memory|                                                  hist_0|         array|
|hist_0_ce0                           |  out|    1|   ap_memory|                                                  hist_0|         array|
|hist_0_we0                           |  out|    1|   ap_memory|                                                  hist_0|         array|
|hist_0_d0                            |  out|   32|   ap_memory|                                                  hist_0|         array|
|hist_1_address0                      |  out|   10|   ap_memory|                                                  hist_1|         array|
|hist_1_ce0                           |  out|    1|   ap_memory|                                                  hist_1|         array|
|hist_1_we0                           |  out|    1|   ap_memory|                                                  hist_1|         array|
|hist_1_d0                            |  out|   32|   ap_memory|                                                  hist_1|         array|
|hist_2_address0                      |  out|   10|   ap_memory|                                                  hist_2|         array|
|hist_2_ce0                           |  out|    1|   ap_memory|                                                  hist_2|         array|
|hist_2_we0                           |  out|    1|   ap_memory|                                                  hist_2|         array|
|hist_2_d0                            |  out|   32|   ap_memory|                                                  hist_2|         array|
+-------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

