Simulator report for Lab6
Fri Dec 02 18:03:08 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ALTSYNCRAM
  6. |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1205 nodes   ;
; Simulation Coverage         ;       5.85 % ;
; Total Number of Transitions ; 935          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C16F484C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------+
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------------------------------------------------------------------+
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       5.85 % ;
; Total nodes checked                                 ; 1205         ;
; Total output ports checked                          ; 1419         ;
; Total output ports with complete 1/0-value coverage ; 83           ;
; Total output ports with no 1/0-value coverage       ; 1310         ;
; Total output ports with no 1-value coverage         ; 1324         ;
; Total output ports with no 0-value coverage         ; 1322         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                        ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6 ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[8]  ; portadataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6 ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[16] ; portadataout7    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0 ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[4]  ; portadataout4    ;
; |Lab6|BUS[7]~output                                                                                                          ; |Lab6|BUS[7]~output                                                                                                     ; o                ;
; |Lab6|BUS[6]~output                                                                                                          ; |Lab6|BUS[6]~output                                                                                                     ; o                ;
; |Lab6|BUS[5]~output                                                                                                          ; |Lab6|BUS[5]~output                                                                                                     ; o                ;
; |Lab6|BUS[4]~output                                                                                                          ; |Lab6|BUS[4]~output                                                                                                     ; o                ;
; |Lab6|BUS[3]~output                                                                                                          ; |Lab6|BUS[3]~output                                                                                                     ; o                ;
; |Lab6|BUS[2]~output                                                                                                          ; |Lab6|BUS[2]~output                                                                                                     ; o                ;
; |Lab6|BUS[1]~output                                                                                                          ; |Lab6|BUS[1]~output                                                                                                     ; o                ;
; |Lab6|BUS[0]~output                                                                                                          ; |Lab6|BUS[0]~output                                                                                                     ; o                ;
; |Lab6|decoder2_4:inst3|74139M:inst|34                                                                                        ; |Lab6|decoder2_4:inst3|74139M:inst|34                                                                                   ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~11                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~11                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~12                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~12                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~13                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~13                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~14                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~14                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~15                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~15                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[2]~3                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[2]~3                                    ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~19                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~19                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~20                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~20                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~21                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~21                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                          ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~22                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~22                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~23                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~23                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~24                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~24                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~3                                          ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~3                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~25                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~25                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~26                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~26                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~28                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~28                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~29                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~29                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[2]~3                                          ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[2]~3                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~30                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~30                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~31                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~31                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~32                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~32                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~3                                           ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~3                                      ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~34                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~34                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~35                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~35                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~36                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~36                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~3                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~3                                    ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~38                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~38                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~39                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~39                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~40                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~40                                                     ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[2]~3                                          ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[2]~3                                     ; combout          ;
; |Lab6|step:inst36|inst5                                                                                                      ; |Lab6|step:inst36|inst5                                                                                                 ; q                ;
; |Lab6|step:inst36|inst6                                                                                                      ; |Lab6|step:inst36|inst6                                                                                                 ; q                ;
; |Lab6|inst26                                                                                                                 ; |Lab6|inst26                                                                                                            ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~49                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~49                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~50                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~50                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~52                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~52                                                     ; combout          ;
; |Lab6|step:inst36|inst~0                                                                                                     ; |Lab6|step:inst36|inst~0                                                                                                ; combout          ;
; |Lab6|uA_reg:inst6|inst4~data_lut                                                                                            ; |Lab6|uA_reg:inst6|inst4~data_lut                                                                                       ; combout          ;
; |Lab6|uA_reg:inst6|inst1~clear_lut                                                                                           ; |Lab6|uA_reg:inst6|inst1~clear_lut                                                                                      ; combout          ;
; |Lab6|uI_C:inst7|inst15~0                                                                                                    ; |Lab6|uI_C:inst7|inst15~0                                                                                               ; combout          ;
; |Lab6|step:inst36|inst~1                                                                                                     ; |Lab6|step:inst36|inst~1                                                                                                ; combout          ;
; |Lab6|uI_C:inst7|inst15~2                                                                                                    ; |Lab6|uI_C:inst7|inst15~2                                                                                               ; combout          ;
; |Lab6|uA_reg:inst6|inst~clear_lut                                                                                            ; |Lab6|uA_reg:inst6|inst~clear_lut                                                                                       ; combout          ;
; |Lab6|uI_C:inst7|inst16~0                                                                                                    ; |Lab6|uI_C:inst7|inst16~0                                                                                               ; combout          ;
; |Lab6|uI_C:inst7|inst16~2                                                                                                    ; |Lab6|uI_C:inst7|inst16~2                                                                                               ; combout          ;
; |Lab6|step:inst36|inst1                                                                                                      ; |Lab6|step:inst36|inst1                                                                                                 ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~54                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]~54                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~55                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]~55                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~56                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]~56                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~57                                                          ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~57                                                     ; combout          ;
; |Lab6|RAM_B~output                                                                                                           ; |Lab6|RAM_B~output                                                                                                      ; o                ;
; |Lab6|RAM_B                                                                                                                  ; |Lab6|RAM_B                                                                                                             ; padout           ;
; |Lab6|BUS[7]                                                                                                                 ; |Lab6|BUS[7]                                                                                                            ; padout           ;
; |Lab6|BUS[6]                                                                                                                 ; |Lab6|BUS[6]                                                                                                            ; padout           ;
; |Lab6|BUS[5]                                                                                                                 ; |Lab6|BUS[5]                                                                                                            ; padout           ;
; |Lab6|BUS[4]                                                                                                                 ; |Lab6|BUS[4]                                                                                                            ; padout           ;
; |Lab6|BUS[3]                                                                                                                 ; |Lab6|BUS[3]                                                                                                            ; padout           ;
; |Lab6|BUS[2]                                                                                                                 ; |Lab6|BUS[2]                                                                                                            ; padout           ;
; |Lab6|BUS[1]                                                                                                                 ; |Lab6|BUS[1]                                                                                                            ; padout           ;
; |Lab6|BUS[0]                                                                                                                 ; |Lab6|BUS[0]                                                                                                            ; padout           ;
; |Lab6|STEP~input                                                                                                             ; |Lab6|STEP~input                                                                                                        ; o                ;
; |Lab6|STEP                                                                                                                   ; |Lab6|STEP                                                                                                              ; padout           ;
; |Lab6|SWB~input                                                                                                              ; |Lab6|SWB~input                                                                                                         ; o                ;
; |Lab6|SWB                                                                                                                    ; |Lab6|SWB                                                                                                               ; padout           ;
; |Lab6|SWA~input                                                                                                              ; |Lab6|SWA~input                                                                                                         ; o                ;
; |Lab6|SWA                                                                                                                    ; |Lab6|SWA                                                                                                               ; padout           ;
; |Lab6|CLK0~input                                                                                                             ; |Lab6|CLK0~input                                                                                                        ; o                ;
; |Lab6|CLK0                                                                                                                   ; |Lab6|CLK0                                                                                                              ; padout           ;
; |Lab6|step:inst36|inst5~clkctrl                                                                                              ; |Lab6|step:inst36|inst5~clkctrl                                                                                         ; outclk           ;
; |Lab6|inst26~clkctrl                                                                                                         ; |Lab6|inst26~clkctrl                                                                                                    ; outclk           ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                  ; Output Port Name                                                                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab6|ALU181:inst9|Add4~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add6~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add8~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~13                                                                                                                                                                 ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[6]                                                                     ; portadataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[7]                                                                     ; portadataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[12]                                                                    ; portadataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[6]                                                                     ; portbdataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[7]                                                                     ; portbdataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[8]                                                                     ; portbdataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[12]                                                                    ; portbdataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[13]                                                                    ; portbdataout4    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[14]                                                                    ; portbdataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[15]                                                                    ; portbdataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[16]                                                                    ; portbdataout7    ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[0]                                                                     ; portadataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[1]                                                                     ; portadataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[3]                                                                     ; portadataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[5]                                                                     ; portadataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[9]                                                                     ; portadataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[10]                                                                    ; portadataout7    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[11]                                                                    ; portadataout8    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[17]                                                                    ; portadataout9    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[18]                                                                    ; portadataout10   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[19]                                                                    ; portadataout11   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[20]                                                                    ; portadataout12   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[21]                                                                    ; portadataout13   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[22]                                                                    ; portadataout14   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[23]                                                                    ; portadataout15   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[0]                                                                     ; portbdataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[1]                                                                     ; portbdataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[2]                                                                     ; portbdataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[3]                                                                     ; portbdataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[4]                                                                     ; portbdataout4    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[5]                                                                     ; portbdataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[9]                                                                     ; portbdataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[10]                                                                    ; portbdataout7    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[11]                                                                    ; portbdataout8    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[17]                                                                    ; portbdataout9    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[18]                                                                    ; portbdataout10   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[19]                                                                    ; portbdataout11   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[20]                                                                    ; portbdataout12   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[21]                                                                    ; portbdataout13   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[22]                                                                    ; portbdataout14   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[23]                                                                    ; portbdataout15   ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                       ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[0]                                                                 ; portadataout0    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[1]                                                                 ; portadataout1    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[2]                                                                 ; portadataout2    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[3]                                                                 ; portadataout3    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[4]                                                                 ; portadataout4    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[5]                                                                 ; portadataout5    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[6]                                                                 ; portadataout6    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[7]                                                                 ; portadataout7    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[0]                                                                 ; portbdataout0    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[1]                                                                 ; portbdataout1    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[2]                                                                 ; portbdataout2    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[3]                                                                 ; portbdataout3    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[4]                                                                 ; portbdataout4    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[5]                                                                 ; portbdataout5    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[6]                                                                 ; portbdataout6    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[7]                                                                 ; portbdataout7    ;
; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~15                                                                                                                                                                 ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita4                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita4                                                         ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                  ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                      ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0~COUT                                                     ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1~COUT                                                     ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita2                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita2                                                          ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                               ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~19                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~21                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~23                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~25                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~27                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                       ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~25                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~27                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~29                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~31                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~33                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~35                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~37                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                   ; combout          ;
; |Lab6|ALU181:inst9|Add8~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add0~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~16                                                                                                                                                                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~28        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~30        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                            ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~13                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~15                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~17                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                        ; combout          ;
; |Lab6|decoder2_4:inst3|74139M:inst|35                                                                                                                                                      ; |Lab6|decoder2_4:inst3|74139M:inst|35                                                                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~2                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~2                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~3                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~3                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; combout          ;
; |Lab6|ALU181:inst9|F9~193                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~193                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~194                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~194                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~195                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~195                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~196                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~196                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~197                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~197                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~198                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~198                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~199                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~199                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~200                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~200                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~201                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~201                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~202                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~202                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~203                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~203                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~204                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~204                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~205                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~205                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~206                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~206                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~207                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~207                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~208                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~208                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~209                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~209                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~210                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~210                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~211                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~211                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~212                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~212                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~213                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~213                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~104                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~104                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~214                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~214                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~215                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~215                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~216                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~216                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~217                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~217                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~218                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~218                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~219                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~219                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~220                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~220                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~221                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~221                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7                                                                                                       ; combout          ;
; |Lab6|LDR0_2:inst|inst11~0                                                                                                                                                                 ; |Lab6|LDR0_2:inst|inst11~0                                                                                                                                                                 ; combout          ;
; |Lab6|LDR0_2:inst|inst9~0                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~0                                                                                                                                                                  ; combout          ;
; |Lab6|LDR0_2:inst|inst11~1                                                                                                                                                                 ; |Lab6|LDR0_2:inst|inst11~1                                                                                                                                                                 ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~10                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~10                                                                                                                        ; combout          ;
; |Lab6|LDR0_2:inst|inst9~1                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~1                                                                                                                                                                  ; combout          ;
; |Lab6|LDR0_2:inst|inst9~2                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~2                                                                                                                                                                  ; combout          ;
; |Lab6|decoder_B:inst12|74138:inst|17~0                                                                                                                                                     ; |Lab6|decoder_B:inst12|74138:inst|17~0                                                                                                                                                     ; combout          ;
; |Lab6|LDR0_2:inst|inst9~3                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~3                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                          ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~16                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~16                                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~17                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~17                                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux4~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~102                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~102                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~19                                                                                                                                                                 ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~18                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~18                                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                          ; combout          ;
; |Lab6|ALU181:inst9|Mux5~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~101                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~101                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux7~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~99                                                                                                                                                                   ; |Lab6|ALU181:inst9|F9~99                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux7~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~11                                                                                                       ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux6~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~100                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~100                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7                                                                                                        ; combout          ;
; |Lab6|decoder_B:inst12|74138:inst|17~1                                                                                                                                                     ; |Lab6|decoder_B:inst12|74138:inst|17~1                                                                                                                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~27                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~27                                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~8                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~8                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~9                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~9                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                         ; combout          ;
; |Lab6|ALU181:inst9|Mux8~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~98                                                                                                                                                                   ; |Lab6|ALU181:inst9|F9~98                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux8~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~10                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~10                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~11                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~11                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[1]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[1]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3                                                                                                       ; combout          ;
; |Lab6|ALU181:inst9|F9~222                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~222                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~223                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~223                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~224                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~224                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~105                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~105                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~19                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~20                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~20                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~225                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~225                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~21                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~21                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~22                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~22                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~23                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~23                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~24                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~24                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~25                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~25                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~26                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~26                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~10                                                                                                      ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~375                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~375                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux3~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~103                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~103                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; combout          ;
; |Lab6|uA_reg:inst6|inst6                                                                                                                                                                   ; |Lab6|uA_reg:inst6|inst6                                                                                                                                                                   ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~37                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~37                                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~0                                                                                                                         ; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~0                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10                                                                                                             ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10                                                                                                             ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11                                                                                                             ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11                                                                                                             ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                               ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                          ; q                ;
; |Lab6|inst23~0                                                                                                                                                                             ; |Lab6|inst23~0                                                                                                                                                                             ; combout          ;
; |Lab6|REG0_2:inst14|inst8~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst8~0                                                                                                                                                                ; combout          ;
; |Lab6|REG0_2:inst14|inst7~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst7~0                                                                                                                                                                ; combout          ;
; |Lab6|inst23                                                                                                                                                                               ; |Lab6|inst23                                                                                                                                                                               ; combout          ;
; |Lab6|inst22~0                                                                                                                                                                             ; |Lab6|inst22~0                                                                                                                                                                             ; combout          ;
; |Lab6|inst32                                                                                                                                                                               ; |Lab6|inst32                                                                                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|inst6~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst6~0                                                                                                                                                                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                         ; q                ;
; |Lab6|inst31                                                                                                                                                                               ; |Lab6|inst31                                                                                                                                                                               ; combout          ;
; |Lab6|decoder_A:inst11|74138:inst|19~0                                                                                                                                                     ; |Lab6|decoder_A:inst11|74138:inst|19~0                                                                                                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst4~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst4~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst4~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst4~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst2~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst2~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst2~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst2~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                          ; q                ;
; |Lab6|uA_reg:inst6|inst1~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst1~_emulated                                                                                                                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                          ; q                ;
; |Lab6|uA_reg:inst6|inst3~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst3~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst3~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst3~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst~_emulated                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst~_emulated                                                                                                                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                          ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; q                ;
; |Lab6|step:inst36|inst7                                                                                                                                                                    ; |Lab6|step:inst36|inst7                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                          ; q                ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~51                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~51                                                                                                                        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~20             ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~20             ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~49                                                      ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~49                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                             ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                             ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~16         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~16         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~19      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~19      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~17                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~17                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; combout          ;
; |Lab6|step:inst36|inst8                                                                                                                                                                    ; |Lab6|step:inst36|inst8                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|135                                                                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|135                                                                                                                                                              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                          ; combout          ;
; |Lab6|inst27                                                                                                                                                                               ; |Lab6|inst27                                                                                                                                                                               ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                      ; combout          ;
; |Lab6|uA_reg:inst6|inst4~clear_lut                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst4~clear_lut                                                                                                                                                         ; combout          ;
; |Lab6|uI_C:inst7|inst8~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst8~0                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~15                                                                                                                                                                 ; combout          ;
; |Lab6|uI_C:inst7|inst8                                                                                                                                                                     ; |Lab6|uI_C:inst7|inst8                                                                                                                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                      ; combout          ;
; |Lab6|uA_reg:inst6|inst2~data_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst2~data_lut                                                                                                                                                          ; combout          ;
; |Lab6|uA_reg:inst6|inst2~clear_lut                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst2~clear_lut                                                                                                                                                         ; combout          ;
; |Lab6|uI_C:inst7|inst6~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst6~0                                                                                                                                                                   ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                          ; combout          ;
; |Lab6|uI_C:inst7|inst15~1                                                                                                                                                                  ; |Lab6|uI_C:inst7|inst15~1                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                          ; combout          ;
; |Lab6|uA_reg:inst6|inst3~clear_lut                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst3~clear_lut                                                                                                                                                         ; combout          ;
; |Lab6|uI_C:inst7|inst7~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst7~0                                                                                                                                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                      ; combout          ;
; |Lab6|uI_C:inst7|inst16~1                                                                                                                                                                  ; |Lab6|uI_C:inst7|inst16~1                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                     ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~18 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~18 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~19    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~19    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~20 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~20 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~21    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~21    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~21         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~21         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; combout          ;
; |Lab6|step:inst36|inst9                                                                                                                                                                    ; |Lab6|step:inst36|inst9                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~22         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~22         ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~23         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~23         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~24         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~24         ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~53                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]~53                                                                                                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~25         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~25         ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~39        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~39        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~31                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~31                ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|uA_reg:inst6|inst4~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst4~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst2~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst2~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst3~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst3~latch                                                                                                                                                             ; combout          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TDO                                                                                                                                                             ; tdo              ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TMSUTAP                                                                                                                                                         ; tmsutap          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TCKUTAP                                                                                                                                                         ; tckutap          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TDIUTAP                                                                                                                                                         ; tdiutap          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~36                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; q                ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~10                                                                                                                                                          ; |Lab6|sld_hub:sld_hub_inst|tdo~10                                                                                                                                                          ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; |Lab6|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~31                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~31                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~32                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~32                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~33                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~33                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~34                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~34                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~35                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~35                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~36                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~36                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~37                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~37                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~38                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~38                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]~39                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]~39                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~60                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~60                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~61                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~61                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~62                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~62                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~63                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~63                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~64                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~64                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~65                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~65                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~41                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~41                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~42                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~42                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~68                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~68                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~69                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~69                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~71                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~71                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~26                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~26                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; combout          ;
; |Lab6|SW_B~output                                                                                                                                                                          ; |Lab6|SW_B~output                                                                                                                                                                          ; o                ;
; |Lab6|SW_B                                                                                                                                                                                 ; |Lab6|SW_B                                                                                                                                                                                 ; padout           ;
; |Lab6|LED_B~output                                                                                                                                                                         ; |Lab6|LED_B~output                                                                                                                                                                         ; o                ;
; |Lab6|LED_B                                                                                                                                                                                ; |Lab6|LED_B                                                                                                                                                                                ; padout           ;
; |Lab6|P10_1~output                                                                                                                                                                         ; |Lab6|P10_1~output                                                                                                                                                                         ; o                ;
; |Lab6|P10_1                                                                                                                                                                                ; |Lab6|P10_1                                                                                                                                                                                ; padout           ;
; |Lab6|P37_10~output                                                                                                                                                                        ; |Lab6|P37_10~output                                                                                                                                                                        ; o                ;
; |Lab6|P37_10                                                                                                                                                                               ; |Lab6|P37_10                                                                                                                                                                               ; padout           ;
; |Lab6|P36_9~output                                                                                                                                                                         ; |Lab6|P36_9~output                                                                                                                                                                         ; o                ;
; |Lab6|P36_9                                                                                                                                                                                ; |Lab6|P36_9                                                                                                                                                                                ; padout           ;
; |Lab6|IN[6]~input                                                                                                                                                                          ; |Lab6|IN[6]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[6]                                                                                                                                                                                ; |Lab6|IN[6]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[4]~input                                                                                                                                                                          ; |Lab6|IN[4]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[4]                                                                                                                                                                                ; |Lab6|IN[4]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[3]~input                                                                                                                                                                          ; |Lab6|IN[3]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[3]                                                                                                                                                                                ; |Lab6|IN[3]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[1]~input                                                                                                                                                                          ; |Lab6|IN[1]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[1]                                                                                                                                                                                ; |Lab6|IN[1]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[2]~input                                                                                                                                                                          ; |Lab6|IN[2]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[2]                                                                                                                                                                                ; |Lab6|IN[2]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[0]~input                                                                                                                                                                          ; |Lab6|IN[0]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[0]                                                                                                                                                                                ; |Lab6|IN[0]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[7]~input                                                                                                                                                                          ; |Lab6|IN[7]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[7]                                                                                                                                                                                ; |Lab6|IN[7]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[5]~input                                                                                                                                                                          ; |Lab6|IN[5]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[5]                                                                                                                                                                                ; |Lab6|IN[5]                                                                                                                                                                                ; padout           ;
; |Lab6|P12_3~input                                                                                                                                                                          ; |Lab6|P12_3~input                                                                                                                                                                          ; o                ;
; |Lab6|P12_3                                                                                                                                                                                ; |Lab6|P12_3                                                                                                                                                                                ; padout           ;
; |Lab6|RST0~input                                                                                                                                                                           ; |Lab6|RST0~input                                                                                                                                                                           ; o                ;
; |Lab6|RST0                                                                                                                                                                                 ; |Lab6|RST0                                                                                                                                                                                 ; padout           ;
; |Lab6|P11_2~input                                                                                                                                                                          ; |Lab6|P11_2~input                                                                                                                                                                          ; o                ;
; |Lab6|P11_2                                                                                                                                                                                ; |Lab6|P11_2                                                                                                                                                                                ; padout           ;
; |Lab6|altera_reserved_tms~input                                                                                                                                                            ; |Lab6|altera_reserved_tms~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tms                                                                                                                                                                  ; |Lab6|altera_reserved_tms                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tck~input                                                                                                                                                            ; |Lab6|altera_reserved_tck~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tck                                                                                                                                                                  ; |Lab6|altera_reserved_tck                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tdi~input                                                                                                                                                            ; |Lab6|altera_reserved_tdi~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tdi                                                                                                                                                                  ; |Lab6|altera_reserved_tdi                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tdo~output                                                                                                                                                           ; |Lab6|altera_reserved_tdo~output                                                                                                                                                           ; o                ;
; |Lab6|altera_reserved_tdo                                                                                                                                                                  ; |Lab6|altera_reserved_tdo                                                                                                                                                                  ; padout           ;
; |Lab6|~QIC_CREATED_GND~I                                                                                                                                                                   ; |Lab6|~QIC_CREATED_GND~I                                                                                                                                                                   ; combout          ;
; |Lab6|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; |Lab6|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; outclk           ;
; |Lab6|inst23~clkctrl                                                                                                                                                                       ; |Lab6|inst23~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|inst22~0clkctrl                                                                                                                                                                      ; |Lab6|inst22~0clkctrl                                                                                                                                                                      ; outclk           ;
; |Lab6|REG0_2:inst14|inst8~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst8~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst32~clkctrl                                                                                                                                                                       ; |Lab6|inst32~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|REG0_2:inst14|inst7~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst7~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst27~clkctrl                                                                                                                                                                       ; |Lab6|inst27~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|REG0_2:inst14|inst6~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst6~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst31~clkctrl                                                                                                                                                                       ; |Lab6|inst31~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg~clkctrl                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|clr_reg~clkctrl                                                                                                                                                 ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl                                                                                                                      ; outclk           ;
; |Lab6|RST0~inputclkctrl                                                                                                                                                                    ; |Lab6|RST0~inputclkctrl                                                                                                                                                                    ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|P12_3~inputclkctrl                                                                                                                                                                   ; |Lab6|P12_3~inputclkctrl                                                                                                                                                                   ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|step:inst36|inst7~clkctrl                                                                                                                                                            ; |Lab6|step:inst36|inst7~clkctrl                                                                                                                                                            ; outclk           ;
; |Lab6|dsplay:inst1|dsp:48|135~clkctrl                                                                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|135~clkctrl                                                                                                                                                      ; outclk           ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                           ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                  ; Output Port Name                                                                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab6|ALU181:inst9|Add4~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add4~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add11~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add11~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add0~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add18~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add18~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add6~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add6~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add13~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add13~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add1~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add22~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add22~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add10~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~0                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add17~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add17~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add20~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add8~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add8~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~13                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~1                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~1                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~2                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~3                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~4                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~5                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~6                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~7                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add15~8                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add15~9                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~10                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~11                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~12                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~13                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~1                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~3                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~5                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~7                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Add2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Add2~9                                                                                                                                                                  ; cout             ;
; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~11                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~13                                                                                                                                                                 ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[6]                                                                     ; portadataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[7]                                                                     ; portadataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[12]                                                                    ; portadataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[13]                                                                    ; portadataout4    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[14]                                                                    ; portadataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[15]                                                                    ; portadataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[6]                                                                     ; portbdataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[7]                                                                     ; portbdataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[8]                                                                     ; portbdataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[12]                                                                    ; portbdataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[13]                                                                    ; portbdataout4    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[14]                                                                    ; portbdataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[15]                                                                    ; portbdataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[16]                                                                    ; portbdataout7    ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[0]                                                                     ; portadataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[1]                                                                     ; portadataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[2]                                                                     ; portadataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[3]                                                                     ; portadataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[5]                                                                     ; portadataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[9]                                                                     ; portadataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[10]                                                                    ; portadataout7    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[11]                                                                    ; portadataout8    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[17]                                                                    ; portadataout9    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[18]                                                                    ; portadataout10   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[19]                                                                    ; portadataout11   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[20]                                                                    ; portadataout12   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[21]                                                                    ; portadataout13   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[22]                                                                    ; portadataout14   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[23]                                                                    ; portadataout15   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[0]                                                                     ; portbdataout0    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[1]                                                                     ; portbdataout1    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[2]                                                                     ; portbdataout2    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[3]                                                                     ; portbdataout3    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[4]                                                                     ; portbdataout4    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[5]                                                                     ; portbdataout5    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[9]                                                                     ; portbdataout6    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[10]                                                                    ; portbdataout7    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[11]                                                                    ; portbdataout8    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[17]                                                                    ; portbdataout9    ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[18]                                                                    ; portbdataout10   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[19]                                                                    ; portbdataout11   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[20]                                                                    ; portbdataout12   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[21]                                                                    ; portbdataout13   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[22]                                                                    ; portbdataout14   ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_b[23]                                                                    ; portbdataout15   ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                       ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[0]                                                                 ; portadataout0    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[1]                                                                 ; portadataout1    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[2]                                                                 ; portadataout2    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[3]                                                                 ; portadataout3    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[4]                                                                 ; portadataout4    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[5]                                                                 ; portadataout5    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[6]                                                                 ; portadataout6    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_a[7]                                                                 ; portadataout7    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[0]                                                                 ; portbdataout0    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[1]                                                                 ; portbdataout1    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[2]                                                                 ; portbdataout2    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[3]                                                                 ; portbdataout3    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[4]                                                                 ; portbdataout4    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[5]                                                                 ; portbdataout5    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[6]                                                                 ; portbdataout6    ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|q_b[7]                                                                 ; portbdataout7    ;
; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~15                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add10~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~14                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~15                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add20~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~17                                                                                                                                                                 ; cout             ;
; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~17                                                                                                                                                                ; cout             ;
; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~15                                                                                                                                                                 ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                       ; q                ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                       ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3~COUT                                                    ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita4                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita4                                                         ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5~COUT                                                                  ; cout             ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                  ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                      ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita0~COUT                                                     ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita1~COUT                                                     ; cout             ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita2                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_comb_bita2                                                          ; combout          ;
; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                       ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                               ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~19                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~21                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~23                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~25                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~27                                                       ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                       ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                       ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~25                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~27                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~29                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~31                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~33                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~35                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~37                                                   ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                   ; combout          ;
; |Lab6|ALU181:inst9|Add8~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add8~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add4~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add4~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add6~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add6~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add10~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add10~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add13~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add13~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add11~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add11~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add15~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add15~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add17~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add17~16                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add0~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add0~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add1~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add1~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add2~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Add2~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Add20~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add20~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add18~18                                                                                                                                                                ; |Lab6|ALU181:inst9|Add18~18                                                                                                                                                                ; combout          ;
; |Lab6|ALU181:inst9|Add22~16                                                                                                                                                                ; |Lab6|ALU181:inst9|Add22~16                                                                                                                                                                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~28        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~30        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34        ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                            ; cout             ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                            ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~13                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~15                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~17                                        ; cout             ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                        ; combout          ;
; |Lab6|decoder2_4:inst3|74139M:inst|33                                                                                                                                                      ; |Lab6|decoder2_4:inst3|74139M:inst|33                                                                                                                                                      ; combout          ;
; |Lab6|decoder2_4:inst3|74139M:inst|35                                                                                                                                                      ; |Lab6|decoder2_4:inst3|74139M:inst|35                                                                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]                                                         ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]                                                         ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~2                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~2                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~3                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~3                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; combout          ;
; |Lab6|ALU181:inst9|F9~193                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~193                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~194                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~194                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~195                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~195                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~196                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~196                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~197                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~197                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~198                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~198                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~199                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~199                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~200                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~200                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~201                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~201                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~202                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~202                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~203                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~203                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~204                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~204                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~205                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~205                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~206                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~206                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~207                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~207                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~208                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~208                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~209                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~209                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~210                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~210                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~211                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~211                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~212                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~212                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~213                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~213                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~104                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~104                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~214                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~214                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux2~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~215                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~215                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~216                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~216                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~217                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~217                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~218                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~218                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~219                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~219                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~220                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~220                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~221                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~221                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux2~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux2~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux2~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7                                                                                                       ; combout          ;
; |Lab6|LDR0_2:inst|inst11~0                                                                                                                                                                 ; |Lab6|LDR0_2:inst|inst11~0                                                                                                                                                                 ; combout          ;
; |Lab6|LDR0_2:inst|inst9~0                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~0                                                                                                                                                                  ; combout          ;
; |Lab6|LDR0_2:inst|inst11~1                                                                                                                                                                 ; |Lab6|LDR0_2:inst|inst11~1                                                                                                                                                                 ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~10                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~10                                                                                                                        ; combout          ;
; |Lab6|LDR0_2:inst|inst9~1                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~1                                                                                                                                                                  ; combout          ;
; |Lab6|LDR0_2:inst|inst9~2                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~2                                                                                                                                                                  ; combout          ;
; |Lab6|decoder_B:inst12|74138:inst|17~0                                                                                                                                                     ; |Lab6|decoder_B:inst12|74138:inst|17~0                                                                                                                                                     ; combout          ;
; |Lab6|LDR0_2:inst|inst9~3                                                                                                                                                                  ; |Lab6|LDR0_2:inst|inst9~3                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                          ; combout          ;
; |Lab6|ALU181:inst9|Mux4~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~102                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~102                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux4~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux4~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux4~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux4~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                          ; combout          ;
; |Lab6|ALU181:inst9|Mux5~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~101                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~101                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux5~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux5~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux5~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux5~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux7~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~99                                                                                                                                                                   ; |Lab6|ALU181:inst9|F9~99                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux7~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux7~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux7~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux7~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux7~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~11                                                                                                       ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]                                                          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]                                                          ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux6~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~100                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~100                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux6~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux6~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux6~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux6~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7                                                                                                        ; combout          ;
; |Lab6|decoder_B:inst12|74138:inst|17~1                                                                                                                                                     ; |Lab6|decoder_B:inst12|74138:inst|17~1                                                                                                                                                     ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~27                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~27                                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~8                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~8                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~9                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~9                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                         ; combout          ;
; |Lab6|ALU181:inst9|Mux8~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~98                                                                                                                                                                   ; |Lab6|ALU181:inst9|F9~98                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux8~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux8~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux8~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux8~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux8~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~10                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~10                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~11                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~11                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                         ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                         ; combout          ;
; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                          ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[1]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[1]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3                                                                                                       ; combout          ;
; |Lab6|ALU181:inst9|F9~222                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~222                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~223                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~223                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux1~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~224                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~224                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~105                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~105                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~19                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~20                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~20                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|F9~225                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~225                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux1~21                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~21                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~22                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~22                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~23                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~23                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~24                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~24                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~25                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~25                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux1~26                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux1~26                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~10                                                                                                      ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11                                                                                                      ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~8                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~375                                                                                                                         ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~375                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; combout          ;
; |Lab6|ALU181:inst9|Mux3~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|F9~103                                                                                                                                                                  ; |Lab6|ALU181:inst9|F9~103                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux3~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux3~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~15                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~16                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~16                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~17                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~17                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~18                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~18                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux3~19                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux3~19                                                                                                                                                                 ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; combout          ;
; |Lab6|uA_reg:inst6|inst6                                                                                                                                                                   ; |Lab6|uA_reg:inst6|inst6                                                                                                                                                                   ; q                ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~37                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]~37                                                                                                                        ; combout          ;
; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~0                                                                                                                         ; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~0                                                                                                                         ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9                                                                                                              ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10                                                                                                             ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10                                                                                                             ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11                                                                                                             ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11                                                                                                             ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                     ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                 ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                    ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                               ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                               ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                          ; q                ;
; |Lab6|inst23~0                                                                                                                                                                             ; |Lab6|inst23~0                                                                                                                                                                             ; combout          ;
; |Lab6|REG0_2:inst14|inst8~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst8~0                                                                                                                                                                ; combout          ;
; |Lab6|REG0_2:inst14|inst7~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst7~0                                                                                                                                                                ; combout          ;
; |Lab6|inst23                                                                                                                                                                               ; |Lab6|inst23                                                                                                                                                                               ; combout          ;
; |Lab6|inst22~0                                                                                                                                                                             ; |Lab6|inst22~0                                                                                                                                                                             ; combout          ;
; |Lab6|inst32                                                                                                                                                                               ; |Lab6|inst32                                                                                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|inst6~0                                                                                                                                                                ; |Lab6|REG0_2:inst14|inst6~0                                                                                                                                                                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                         ; q                ;
; |Lab6|inst31                                                                                                                                                                               ; |Lab6|inst31                                                                                                                                                                               ; combout          ;
; |Lab6|decoder_A:inst11|74138:inst|19~0                                                                                                                                                     ; |Lab6|decoder_A:inst11|74138:inst|19~0                                                                                                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst4~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst4~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst4~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst4~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                         ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst2~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst2~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst2~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst2~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                          ; q                ;
; |Lab6|uA_reg:inst6|inst1~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst1~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst1~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst1~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                          ; q                ;
; |Lab6|uA_reg:inst6|inst3~_emulated                                                                                                                                                         ; |Lab6|uA_reg:inst6|inst3~_emulated                                                                                                                                                         ; q                ;
; |Lab6|uA_reg:inst6|inst3~head_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst3~head_lut                                                                                                                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                      ; q                ;
; |Lab6|uA_reg:inst6|inst~_emulated                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst~_emulated                                                                                                                                                          ; q                ;
; |Lab6|uA_reg:inst6|inst~head_lut                                                                                                                                                           ; |Lab6|uA_reg:inst6|inst~head_lut                                                                                                                                                           ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                          ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                          ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; q                ;
; |Lab6|step:inst36|inst7                                                                                                                                                                    ; |Lab6|step:inst36|inst7                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                         ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                          ; q                ;
; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~51                                                                                                                        ; |Lab6|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]~51                                                                                                                        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~20             ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~20             ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~49                                                      ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~49                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                             ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                             ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~16         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~16         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]    ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~17         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal       ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~18         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~19      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~19      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~17                                                   ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~17                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                         ; combout          ;
; |Lab6|step:inst36|inst8                                                                                                                                                                    ; |Lab6|step:inst36|inst8                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                            ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                            ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                  ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                          ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|135                                                                                                                                                              ; |Lab6|dsplay:inst1|dsp:48|135                                                                                                                                                              ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                          ; combout          ;
; |Lab6|inst27                                                                                                                                                                               ; |Lab6|inst27                                                                                                                                                                               ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                      ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                      ; combout          ;
; |Lab6|uI_C:inst7|inst8~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst8~0                                                                                                                                                                   ; combout          ;
; |Lab6|ALU181:inst9|Mux0~0                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~0                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~1                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~1                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~2                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~2                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~3                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~3                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~4                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~4                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~5                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~5                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~6                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~6                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~7                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~7                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~8                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~8                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~9                                                                                                                                                                  ; |Lab6|ALU181:inst9|Mux0~9                                                                                                                                                                  ; combout          ;
; |Lab6|ALU181:inst9|Mux0~10                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~10                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~11                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~11                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~12                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~12                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~13                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~13                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~14                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~14                                                                                                                                                                 ; combout          ;
; |Lab6|ALU181:inst9|Mux0~15                                                                                                                                                                 ; |Lab6|ALU181:inst9|Mux0~15                                                                                                                                                                 ; combout          ;
; |Lab6|uI_C:inst7|inst8                                                                                                                                                                     ; |Lab6|uI_C:inst7|inst8                                                                                                                                                                     ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                      ; combout          ;
; |Lab6|uA_reg:inst6|inst2~data_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst2~data_lut                                                                                                                                                          ; combout          ;
; |Lab6|uI_C:inst7|inst6~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst6~0                                                                                                                                                                   ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                          ; combout          ;
; |Lab6|uA_reg:inst6|inst1~data_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst1~data_lut                                                                                                                                                          ; combout          ;
; |Lab6|uI_C:inst7|inst15~1                                                                                                                                                                  ; |Lab6|uI_C:inst7|inst15~1                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                          ; combout          ;
; |Lab6|uA_reg:inst6|inst3~data_lut                                                                                                                                                          ; |Lab6|uA_reg:inst6|inst3~data_lut                                                                                                                                                          ; combout          ;
; |Lab6|uI_C:inst7|inst7~0                                                                                                                                                                   ; |Lab6|uI_C:inst7|inst7~0                                                                                                                                                                   ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                      ; combout          ;
; |Lab6|uA_reg:inst6|inst~data_lut                                                                                                                                                           ; |Lab6|uA_reg:inst6|inst~data_lut                                                                                                                                                           ; combout          ;
; |Lab6|uI_C:inst7|inst16~1                                                                                                                                                                  ; |Lab6|uI_C:inst7|inst16~1                                                                                                                                                                  ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                      ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                      ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                          ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                          ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36        ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                     ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                     ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~18 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~18 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~19    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~19    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~20 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~20 ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0             ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~21    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~21    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~22    ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~20         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~21         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~21         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; combout          ;
; |Lab6|step:inst36|inst9                                                                                                                                                                    ; |Lab6|step:inst36|inst9                                                                                                                                                                    ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                ; q                ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]         ; q                ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~22         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~22         ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~23         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~23         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~24         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~24         ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~25         ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~25         ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~39        ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~39        ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~23    ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                ; combout          ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~31                ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~31                ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; combout          ;
; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; combout          ;
; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |Lab6|REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; combout          ;
; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; |Lab6|REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; |Lab6|lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                           ; combout          ;
; |Lab6|uA_reg:inst6|inst4~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst4~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst2~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst2~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst1~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst1~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst3~latch                                                                                                                                                             ; |Lab6|uA_reg:inst6|inst3~latch                                                                                                                                                             ; combout          ;
; |Lab6|uA_reg:inst6|inst~latch                                                                                                                                                              ; |Lab6|uA_reg:inst6|inst~latch                                                                                                                                                              ; combout          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TDO                                                                                                                                                             ; tdo              ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TMSUTAP                                                                                                                                                         ; tmsutap          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TCKUTAP                                                                                                                                                         ; tckutap          ;
; |Lab6|altera_internal_jtag                                                                                                                                                                 ; |Lab6|altera_internal_jtag~TDIUTAP                                                                                                                                                         ; tdiutap          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~36                                                                                                                      ; cout             ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; q                ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; q                ;
; |Lab6|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~4                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~5                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~10                                                                                                                                                          ; |Lab6|sld_hub:sld_hub_inst|tdo~10                                                                                                                                                          ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; q                ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; q                ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; q                ;
; |Lab6|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; |Lab6|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; |Lab6|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; q                ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~31                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~31                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~32                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~32                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~33                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[2]~33                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~34                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~34                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~35                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~35                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~36                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~36                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~37                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~37                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~38                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[6]~38                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]~39                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[5]~39                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~60                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~60                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~61                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~61                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~62                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~62                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~63                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~63                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~64                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~64                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; |Lab6|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~65                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~65                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~41                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~41                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~42                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~42                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; |Lab6|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~68                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~68                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~69                                                                                                                                         ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~69                                                                                                                                         ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~71                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~71                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; |Lab6|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; |Lab6|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; q                ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; q                ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~26                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~26                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; |Lab6|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; combout          ;
; |Lab6|LED_B~output                                                                                                                                                                         ; |Lab6|LED_B~output                                                                                                                                                                         ; o                ;
; |Lab6|LED_B                                                                                                                                                                                ; |Lab6|LED_B                                                                                                                                                                                ; padout           ;
; |Lab6|P10_1~output                                                                                                                                                                         ; |Lab6|P10_1~output                                                                                                                                                                         ; o                ;
; |Lab6|P10_1                                                                                                                                                                                ; |Lab6|P10_1                                                                                                                                                                                ; padout           ;
; |Lab6|P37_10~output                                                                                                                                                                        ; |Lab6|P37_10~output                                                                                                                                                                        ; o                ;
; |Lab6|P37_10                                                                                                                                                                               ; |Lab6|P37_10                                                                                                                                                                               ; padout           ;
; |Lab6|P36_9~output                                                                                                                                                                         ; |Lab6|P36_9~output                                                                                                                                                                         ; o                ;
; |Lab6|P36_9                                                                                                                                                                                ; |Lab6|P36_9                                                                                                                                                                                ; padout           ;
; |Lab6|IN[6]~input                                                                                                                                                                          ; |Lab6|IN[6]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[6]                                                                                                                                                                                ; |Lab6|IN[6]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[4]~input                                                                                                                                                                          ; |Lab6|IN[4]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[4]                                                                                                                                                                                ; |Lab6|IN[4]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[3]~input                                                                                                                                                                          ; |Lab6|IN[3]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[3]                                                                                                                                                                                ; |Lab6|IN[3]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[1]~input                                                                                                                                                                          ; |Lab6|IN[1]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[1]                                                                                                                                                                                ; |Lab6|IN[1]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[2]~input                                                                                                                                                                          ; |Lab6|IN[2]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[2]                                                                                                                                                                                ; |Lab6|IN[2]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[0]~input                                                                                                                                                                          ; |Lab6|IN[0]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[0]                                                                                                                                                                                ; |Lab6|IN[0]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[7]~input                                                                                                                                                                          ; |Lab6|IN[7]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[7]                                                                                                                                                                                ; |Lab6|IN[7]                                                                                                                                                                                ; padout           ;
; |Lab6|IN[5]~input                                                                                                                                                                          ; |Lab6|IN[5]~input                                                                                                                                                                          ; o                ;
; |Lab6|IN[5]                                                                                                                                                                                ; |Lab6|IN[5]                                                                                                                                                                                ; padout           ;
; |Lab6|P12_3~input                                                                                                                                                                          ; |Lab6|P12_3~input                                                                                                                                                                          ; o                ;
; |Lab6|P12_3                                                                                                                                                                                ; |Lab6|P12_3                                                                                                                                                                                ; padout           ;
; |Lab6|P11_2~input                                                                                                                                                                          ; |Lab6|P11_2~input                                                                                                                                                                          ; o                ;
; |Lab6|P11_2                                                                                                                                                                                ; |Lab6|P11_2                                                                                                                                                                                ; padout           ;
; |Lab6|altera_reserved_tms~input                                                                                                                                                            ; |Lab6|altera_reserved_tms~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tms                                                                                                                                                                  ; |Lab6|altera_reserved_tms                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tck~input                                                                                                                                                            ; |Lab6|altera_reserved_tck~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tck                                                                                                                                                                  ; |Lab6|altera_reserved_tck                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tdi~input                                                                                                                                                            ; |Lab6|altera_reserved_tdi~input                                                                                                                                                            ; o                ;
; |Lab6|altera_reserved_tdi                                                                                                                                                                  ; |Lab6|altera_reserved_tdi                                                                                                                                                                  ; padout           ;
; |Lab6|altera_reserved_tdo~output                                                                                                                                                           ; |Lab6|altera_reserved_tdo~output                                                                                                                                                           ; o                ;
; |Lab6|altera_reserved_tdo                                                                                                                                                                  ; |Lab6|altera_reserved_tdo                                                                                                                                                                  ; padout           ;
; |Lab6|~QIC_CREATED_GND~I                                                                                                                                                                   ; |Lab6|~QIC_CREATED_GND~I                                                                                                                                                                   ; combout          ;
; |Lab6|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; |Lab6|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; outclk           ;
; |Lab6|inst23~clkctrl                                                                                                                                                                       ; |Lab6|inst23~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|inst22~0clkctrl                                                                                                                                                                      ; |Lab6|inst22~0clkctrl                                                                                                                                                                      ; outclk           ;
; |Lab6|REG0_2:inst14|inst8~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst8~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst32~clkctrl                                                                                                                                                                       ; |Lab6|inst32~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|REG0_2:inst14|inst7~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst7~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst27~clkctrl                                                                                                                                                                       ; |Lab6|inst27~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|REG0_2:inst14|inst6~0clkctrl                                                                                                                                                         ; |Lab6|REG0_2:inst14|inst6~0clkctrl                                                                                                                                                         ; outclk           ;
; |Lab6|inst31~clkctrl                                                                                                                                                                       ; |Lab6|inst31~clkctrl                                                                                                                                                                       ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|clr_reg~clkctrl                                                                                                                                                 ; |Lab6|sld_hub:sld_hub_inst|clr_reg~clkctrl                                                                                                                                                 ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl                                                                                                                      ; |Lab6|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl                                                                                                                      ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[2][0]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|P12_3~inputclkctrl                                                                                                                                                                   ; |Lab6|P12_3~inputclkctrl                                                                                                                                                                   ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][0]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]~clkctrl                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|irf_reg[1][3]~clkctrl                                                                                                                                           ; outclk           ;
; |Lab6|step:inst36|inst7~clkctrl                                                                                                                                                            ; |Lab6|step:inst36|inst7~clkctrl                                                                                                                                                            ; outclk           ;
; |Lab6|dsplay:inst1|dsp:48|135~clkctrl                                                                                                                                                      ; |Lab6|dsplay:inst1|dsp:48|135~clkctrl                                                                                                                                                      ; outclk           ;
; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                              ; |Lab6|lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                              ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                          ; combout          ;
; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; |Lab6|lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                          ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; combout          ;
; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                           ; |Lab6|sld_hub:sld_hub_inst|jtag_ir_reg[3]~feeder                                                                                                                                           ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Dec 02 18:03:07 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Info: Using vector source file "C:/Users/xjtuse/Desktop/wjllt6/Lab6.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |Lab6|sld_hub:sld_hub_inst|tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       5.85 %
Info: Number of transitions in simulation is 935
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Dec 02 18:03:08 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


