// Seed: 2073228395
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  logic id_7, id_8 = 1;
  type_16 id_9 (
      .id_0(id_2 - id_5),
      .id_1(id_8)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  always @(posedge 1 or id_1)
    if (1) begin
      id_1 = (id_2);
    end
  logic id_7;
  assign id_7 = id_3 + id_2;
endmodule
