# Design: Design complex_dseign already active.
# 
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve  -work complex_dseign $dsn/src/2x1_mux.v $dsn/src/8_dot_product.v $dsn/src/8_organizer.v $dsn/src/8x8_adder.v $dsn/src/a_s.v $dsn/src/adder_subtractor.v $dsn/src/alu.v $dsn/src/ap_total_mem.v $dsn/src/control_unit.v $dsn/src/decoder.v $dsn/src/delay.v $dsn/src/div_nr_wsticky.v $dsn/src/division.v $dsn/src/fp_div.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/main_alu.v $dsn/src/matrix_by_vector_v3.v $dsn/src/mema.v $dsn/src/memp.v $dsn/src/memp_v2.v $dsn/src/memr.v $dsn/src/memx.v $dsn/src/multiply.v $dsn/src/n_to_2n_demux.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/rkold_prev.v $dsn/src/row_by_vector_module.v $dsn/src/tb.v $dsn/src/top_module.v $dsn/src/vectorxvector.v $dsn/src/vectorxvector_mxv.v $dsn/src/vxc_add_8.v $dsn/src/vXc_add_8_delay.v $dsn/src/vxc_mul3_add.v $dsn/src/vxc_mul3_sub.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Info: VCP2876 top_module.v : (62, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module top_module.
# Info: VCP2876 top_module.v : (65, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (65, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (65, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (68, 1): Implicit net declaration, symbol memoryP_write_enable_old has not been declared in module top_module.
# Info: VCP2876 top_module.v : (71, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 3[s].
# done
alog -O2 -sve  -work complex_dseign $dsn/src/2x1_mux.v $dsn/src/8_dot_product.v $dsn/src/8_organizer.v $dsn/src/8x8_adder.v $dsn/src/a_s.v $dsn/src/adder_subtractor.v $dsn/src/alu.v $dsn/src/ap_total_mem.v $dsn/src/control_unit.v $dsn/src/decoder.v $dsn/src/delay.v $dsn/src/div_nr_wsticky.v $dsn/src/division.v $dsn/src/fp_div.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/main_alu.v $dsn/src/matrix_by_vector_v3.v $dsn/src/mema.v $dsn/src/memp.v $dsn/src/memp_v2.v $dsn/src/memr.v $dsn/src/memx.v $dsn/src/multiply.v $dsn/src/n_to_2n_demux.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/rkold_prev.v $dsn/src/row_by_vector_module.v $dsn/src/tb.v $dsn/src/top_module.v $dsn/src/vectorxvector.v $dsn/src/vectorxvector_mxv.v $dsn/src/vxc_add_8.v $dsn/src/vXc_add_8_delay.v $dsn/src/vxc_mul3_add.v $dsn/src/vxc_mul3_sub.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top_module.v : (62, 1): Implicit net declaration, symbol mXv1_f