
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.669740                       # Number of seconds simulated
sim_ticks                                669739515000                       # Number of ticks simulated
final_tick                               1169869297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 234905                       # Simulator instruction rate (inst/s)
host_op_rate                                   234905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52441653                       # Simulator tick rate (ticks/s)
host_mem_usage                                2345080                       # Number of bytes of host memory used
host_seconds                                 12771.14                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       828800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     27209600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28038400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       828800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        828800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18373376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18373376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       425150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              438100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        287084                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             287084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1237496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     40627138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41864634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1237496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1237496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27433615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27433615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27433615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1237496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     40627138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69298249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      438100                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     287084                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    438100                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   287084                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28038400                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                18373376                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28038400                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             18373376                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    110                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               27186                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               23602                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               22650                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               26004                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               25668                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               31981                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               34267                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               34604                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               35478                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               29692                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              25701                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              27092                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              25973                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              21372                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              22775                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              23945                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               17607                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16090                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16528                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               17988                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17699                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18505                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               20088                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19176                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               21745                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               19476                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              18140                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              17726                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              17077                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              15540                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              16752                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              16947                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  669735850000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                438100                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               287084                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  357167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   12460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   12480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       493932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.945628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.131365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   130.436746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          407745     82.55%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          48458      9.81%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192          14352      2.91%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           7745      1.57%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           4957      1.00%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           3175      0.64%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1887      0.38%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512           1122      0.23%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            630      0.13%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            475      0.10%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            400      0.08%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            337      0.07%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832            228      0.05%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896            213      0.04%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960            169      0.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024           189      0.04%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088           150      0.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152           112      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216           113      0.02%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280           125      0.03%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            80      0.02%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            73      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            79      0.02%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536           125      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            77      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            66      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            87      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792           142      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            61      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920            51      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984            46      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048           121      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112            46      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176            28      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240            27      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            43      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368            24      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432            13      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496            15      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560            24      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624            10      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688            11      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816            15      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880            10      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328            10      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       493932                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7886569750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             22520008500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2189950000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               12443488750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     18006.28                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28410.44                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                51416.72                       # Average memory access latency
system.mem_ctrls.avgRdBW                        41.86                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        27.43                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                41.86                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                27.43                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.03                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.92                       # Average write queue length over time
system.mem_ctrls.readRowHits                   183626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                16.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     923539.20                       # Average gap between requests
system.membus.throughput                     69298249                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              335308                       # Transaction distribution
system.membus.trans_dist::ReadResp             335308                       # Transaction distribution
system.membus.trans_dist::Writeback            287084                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102792                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102792                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1163284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1163284                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     46411776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            46411776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               46411776                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1510928000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2078669000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       512515395                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    428444843                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     39900889                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    278834539                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       241615910                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.652074                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25221184                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       820630                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            556268460                       # DTB read hits
system.switch_cpus.dtb.read_misses            1914833                       # DTB read misses
system.switch_cpus.dtb.read_acv                    24                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        558183293                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229171141                       # DTB write hits
system.switch_cpus.dtb.write_misses            583066                       # DTB write misses
system.switch_cpus.dtb.write_acv                    7                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229754207                       # DTB write accesses
system.switch_cpus.dtb.data_hits            785439601                       # DTB hits
system.switch_cpus.dtb.data_misses            2497899                       # DTB misses
system.switch_cpus.dtb.data_acv                    31                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787937500                       # DTB accesses
system.switch_cpus.itb.fetch_hits           442907976                       # ITB hits
system.switch_cpus.itb.fetch_misses           1011027                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       443919003                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1339479030                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    485491804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3312394161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           512515395                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    266837094                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             612881603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       162897081                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       90123999                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       148452                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5333224                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         442907976                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15883463                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1316008206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.517001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.223250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        703126603     53.43%     53.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         59170550      4.50%     57.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59154931      4.50%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62087661      4.72%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         71153307      5.41%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30916337      2.35%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         52155369      3.96%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         29423945      2.24%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        248819503     18.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1316008206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.382623                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.472897                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        524013090                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      79624353                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         581647309                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10776280                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      119947173                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55777043                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2234263                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3189102117                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5661708                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      119947173                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        552548829                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        14129462                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     37920124                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         563525858                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      27936759                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3071798845                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         20360                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1341794                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      20604863                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2267438720                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4078847659                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4010085732                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     68761927                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        769831901                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1653875                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9807                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          84496930                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    623228357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    257680974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10208608                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7828614                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2793999287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        15598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2534127009                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     10327905                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    768772678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    458190674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6678                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1316008206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.925616                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.988564                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    465712604     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    207273768     15.75%     51.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    191800478     14.57%     65.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155037031     11.78%     77.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126555586      9.62%     87.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84035042      6.39%     93.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52640282      4.00%     97.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27725374      2.11%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5228041      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1316008206                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5437591     15.49%     15.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     15.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1869      0.01%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          2299      0.01%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             4      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16099218     45.87%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13554523     38.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1684719808     66.48%     66.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1363766      0.05%     66.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     14236738      0.56%     67.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9490584      0.37%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4267333      0.17%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           36      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407885      0.02%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    580898787     22.92%     90.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    238043436      9.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2534127009                       # Type of FU issued
system.switch_cpus.iq.rate                   1.891875                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            35095504                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013849                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6357572226                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3510624147                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2382572685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     72113403                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     52359008                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     35108788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2532473204                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        36050673                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     23962268                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    185963040                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       345726                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       215986                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     55283442                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        58029                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       343340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      119947173                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6492425                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        898230                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2862084010                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     18209098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     623228357                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    257680974                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9453                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         748613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         13776                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       215986                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22568450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     20538993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     43107443                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2464485319                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     558205768                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69641686                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68069125                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787961121                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        370738550                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229755353                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.839883                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2432834654                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2417681473                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1386082715                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1762496575                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.804942                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.786431                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    792972089                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     37818977                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1196061033                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.715517                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.530594                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    567216192     47.42%     47.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    265049909     22.16%     69.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     87946535      7.35%     76.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59764204      5.00%     81.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36287924      3.03%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27176163      2.27%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26273699      2.20%     89.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17818865      1.49%     90.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    108527542      9.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1196061033                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     108527542                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3923790100                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5810350374                       # The number of ROB writes
system.switch_cpus.timesIdled                  186990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                23470824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.669740                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.669740                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.493118                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.493118                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3294714948                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1823916596                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          43917601                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         22697297                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  738077900                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  601928147                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1484813.793196                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1185575.765206                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2670389.558402                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 224                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 225                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 3294990.625000                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2675236.208889                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.550802                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.449198                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1908.235074                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        63168                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        63450                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      7276864                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      7309350                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    399680                       # number of replacements
system.l2.tags.tagsinuse                 32066.480631                       # Cycle average of tags in use
system.l2.tags.total_refs                    15433080                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    431684                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.750873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11444.001562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1175.154951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 15339.911155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1455.391732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2652.021230                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.349243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.468137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.044415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.080933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978591                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      3497964                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4581198                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8079162                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5170243                       # number of Writeback hits
system.l2.Writeback_hits::total               5170243                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2882339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2882339                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3497964                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7463537                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10961501                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3497964                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7463537                       # number of overall hits
system.l2.overall_hits::total                10961501                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12950                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       322358                       # number of ReadReq misses
system.l2.ReadReq_misses::total                335308                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       102792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              102792                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       425150                       # number of demand (read+write) misses
system.l2.demand_misses::total                 438100                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12950                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       425150                       # number of overall misses
system.l2.overall_misses::total                438100                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1026940000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  27071171500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28098111500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9097610000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9097610000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1026940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36168781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37195721500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1026940000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36168781500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37195721500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3510914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4903556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8414470                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5170243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5170243                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2985131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2985131                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3510914                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7888687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11399601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3510914                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7888687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11399601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.003688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.065740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039849                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.034435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034435                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.053894                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038431                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.053894                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038431                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79300.386100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83978.593675                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83797.915648                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88505.039303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88505.039303                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79300.386100                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85072.989533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84902.354485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79300.386100                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85072.989533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84902.354485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               287084                       # number of writebacks
system.l2.writebacks::total                    287084                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       322358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           335308                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       102792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102792                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       425150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            438100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       425150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           438100                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    878143000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  23366731500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  24244874500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7917309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7917309000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    878143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  31284040500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32162183500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    878143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  31284040500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32162183500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.065740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039849                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.034435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034435                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.053894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.053894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038431                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67810.270270                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72486.898107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72306.281091                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77022.618492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77022.618492                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67810.270270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73583.536399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73412.881762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67810.270270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73583.536399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73412.881762                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1583406671                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8414470                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8414470                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5170243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2985131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2985131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7021828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20947617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27969445                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    224698496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    835771520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1060470016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1060470016                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        13455165000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5276463579                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11935949558                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2339738595                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 11546610.910565                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  11546610.910565                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           3510914                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           527389207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3511938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            150.170421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1010.940133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    13.059867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.987246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.012754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    439358603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       439358603                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    439358603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        439358603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    439358603                       # number of overall hits
system.cpu.icache.overall_hits::total       439358603                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3549371                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3549371                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3549371                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3549371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3549371                       # number of overall misses
system.cpu.icache.overall_misses::total       3549371                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  19739959031                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19739959031                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  19739959031                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19739959031                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  19739959031                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19739959031                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    442907974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    442907974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    442907974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    442907974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    442907974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    442907974                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5561.537250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5561.537250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5561.537250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5561.537250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5561.537250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5561.537250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3338                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.192308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        38457                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38457                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        38457                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38457                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        38457                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38457                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3510914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3510914                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3510914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3510914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3510914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3510914                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11972481918                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11972481918                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11972481918                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11972481918                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11972481918                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11972481918                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007927                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3410.075530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3410.075530                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3410.075530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3410.075530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3410.075530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3410.075530                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           80                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            4                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.078125                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.003906                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1014108734                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          331389099                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 12114305.020294                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 4089653.988909                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16203959.009203                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1201                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1201                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 844386.955870                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 275927.642798                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.753705                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.246295                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      63.499527                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         4804                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         4804                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        53597                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        37679                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        91276                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1133744                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1133744                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    44.626978                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7807849                       # number of replacements
system.cpu.dcache.tags.tagsinuse           958.093452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           707834581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7808793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.645837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   957.884854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.208598                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.935434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935638                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    518796089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       518796089                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    188935008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      188935008                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3463                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3463                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    707731097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        707731097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    707731097                       # number of overall hits
system.cpu.dcache.overall_hits::total       707731097                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     13148869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13148869                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13458053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13458053                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1327                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1327                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     26606922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26606922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     26606922                       # number of overall misses
system.cpu.dcache.overall_misses::total      26606922                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 116390182304                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 116390182304                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 120863181358                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 120863181358                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6636000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6636000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 237253363662                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237253363662                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 237253363662                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237253363662                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    531944958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    531944958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    734338019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    734338019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    734338019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734338019                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.024718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.066495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066495                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.277035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.277035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.036233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.036233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036233                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8851.725749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8851.725749                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8980.733049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8980.733049                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5000.753580                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5000.753580                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8916.978960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8916.978960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8916.978960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8916.978960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1504557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        66151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             71474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             514                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.050410                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.698444                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5170243                       # number of writebacks
system.cpu.dcache.writebacks::total           5170243                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      8242768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8242768                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     10476794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10476794                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18719562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18719562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18719562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18719562                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4906101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4906101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2981259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2981259                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7887360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7887360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7887360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7887360                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42149487412                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42149487412                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  19334123354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19334123354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  61483610766                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61483610766                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  61483610766                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61483610766                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.277035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.277035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010741                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8591.239237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8591.239237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6485.220960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6485.220960                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3000.753580                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.753580                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7795.207873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7795.207873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7795.207873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7795.207873                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
