$comment
	File created using the following command:
		vcd file aula01.msim.vcd -direction
$end
$date
	Fri Sep 16 14:18:37 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " ENTRADAB_ULA [7] $end
$var wire 1 # ENTRADAB_ULA [6] $end
$var wire 1 $ ENTRADAB_ULA [5] $end
$var wire 1 % ENTRADAB_ULA [4] $end
$var wire 1 & ENTRADAB_ULA [3] $end
$var wire 1 ' ENTRADAB_ULA [2] $end
$var wire 1 ( ENTRADAB_ULA [1] $end
$var wire 1 ) ENTRADAB_ULA [0] $end
$var wire 1 * INST_OUT [12] $end
$var wire 1 + INST_OUT [11] $end
$var wire 1 , INST_OUT [10] $end
$var wire 1 - INST_OUT [9] $end
$var wire 1 . INST_OUT [8] $end
$var wire 1 / INST_OUT [7] $end
$var wire 1 0 INST_OUT [6] $end
$var wire 1 1 INST_OUT [5] $end
$var wire 1 2 INST_OUT [4] $end
$var wire 1 3 INST_OUT [3] $end
$var wire 1 4 INST_OUT [2] $end
$var wire 1 5 INST_OUT [1] $end
$var wire 1 6 INST_OUT [0] $end
$var wire 1 7 KEY [3] $end
$var wire 1 8 KEY [2] $end
$var wire 1 9 KEY [1] $end
$var wire 1 : KEY [0] $end
$var wire 1 ; LEDR [9] $end
$var wire 1 < LEDR [8] $end
$var wire 1 = LEDR [7] $end
$var wire 1 > LEDR [6] $end
$var wire 1 ? LEDR [5] $end
$var wire 1 @ LEDR [4] $end
$var wire 1 A LEDR [3] $end
$var wire 1 B LEDR [2] $end
$var wire 1 C LEDR [1] $end
$var wire 1 D LEDR [0] $end
$var wire 1 E PC_OUT [8] $end
$var wire 1 F PC_OUT [7] $end
$var wire 1 G PC_OUT [6] $end
$var wire 1 H PC_OUT [5] $end
$var wire 1 I PC_OUT [4] $end
$var wire 1 J PC_OUT [3] $end
$var wire 1 K PC_OUT [2] $end
$var wire 1 L PC_OUT [1] $end
$var wire 1 M PC_OUT [0] $end
$var wire 1 N REGA_OUT [7] $end
$var wire 1 O REGA_OUT [6] $end
$var wire 1 P REGA_OUT [5] $end
$var wire 1 Q REGA_OUT [4] $end
$var wire 1 R REGA_OUT [3] $end
$var wire 1 S REGA_OUT [2] $end
$var wire 1 T REGA_OUT [1] $end
$var wire 1 U REGA_OUT [0] $end
$var wire 1 V SW [9] $end
$var wire 1 W SW [8] $end
$var wire 1 X SW [7] $end
$var wire 1 Y SW [6] $end
$var wire 1 Z SW [5] $end
$var wire 1 [ SW [4] $end
$var wire 1 \ SW [3] $end
$var wire 1 ] SW [2] $end
$var wire 1 ^ SW [1] $end
$var wire 1 _ SW [0] $end

$scope module i1 $end
$var wire 1 ` gnd $end
$var wire 1 a vcc $end
$var wire 1 b unknown $end
$var wire 1 c devoe $end
$var wire 1 d devclrn $end
$var wire 1 e devpor $end
$var wire 1 f ww_devoe $end
$var wire 1 g ww_devclrn $end
$var wire 1 h ww_devpor $end
$var wire 1 i ww_CLOCK_50 $end
$var wire 1 j ww_KEY [3] $end
$var wire 1 k ww_KEY [2] $end
$var wire 1 l ww_KEY [1] $end
$var wire 1 m ww_KEY [0] $end
$var wire 1 n ww_SW [9] $end
$var wire 1 o ww_SW [8] $end
$var wire 1 p ww_SW [7] $end
$var wire 1 q ww_SW [6] $end
$var wire 1 r ww_SW [5] $end
$var wire 1 s ww_SW [4] $end
$var wire 1 t ww_SW [3] $end
$var wire 1 u ww_SW [2] $end
$var wire 1 v ww_SW [1] $end
$var wire 1 w ww_SW [0] $end
$var wire 1 x ww_PC_OUT [8] $end
$var wire 1 y ww_PC_OUT [7] $end
$var wire 1 z ww_PC_OUT [6] $end
$var wire 1 { ww_PC_OUT [5] $end
$var wire 1 | ww_PC_OUT [4] $end
$var wire 1 } ww_PC_OUT [3] $end
$var wire 1 ~ ww_PC_OUT [2] $end
$var wire 1 !! ww_PC_OUT [1] $end
$var wire 1 "! ww_PC_OUT [0] $end
$var wire 1 #! ww_LEDR [9] $end
$var wire 1 $! ww_LEDR [8] $end
$var wire 1 %! ww_LEDR [7] $end
$var wire 1 &! ww_LEDR [6] $end
$var wire 1 '! ww_LEDR [5] $end
$var wire 1 (! ww_LEDR [4] $end
$var wire 1 )! ww_LEDR [3] $end
$var wire 1 *! ww_LEDR [2] $end
$var wire 1 +! ww_LEDR [1] $end
$var wire 1 ,! ww_LEDR [0] $end
$var wire 1 -! ww_REGA_OUT [7] $end
$var wire 1 .! ww_REGA_OUT [6] $end
$var wire 1 /! ww_REGA_OUT [5] $end
$var wire 1 0! ww_REGA_OUT [4] $end
$var wire 1 1! ww_REGA_OUT [3] $end
$var wire 1 2! ww_REGA_OUT [2] $end
$var wire 1 3! ww_REGA_OUT [1] $end
$var wire 1 4! ww_REGA_OUT [0] $end
$var wire 1 5! ww_INST_OUT [12] $end
$var wire 1 6! ww_INST_OUT [11] $end
$var wire 1 7! ww_INST_OUT [10] $end
$var wire 1 8! ww_INST_OUT [9] $end
$var wire 1 9! ww_INST_OUT [8] $end
$var wire 1 :! ww_INST_OUT [7] $end
$var wire 1 ;! ww_INST_OUT [6] $end
$var wire 1 <! ww_INST_OUT [5] $end
$var wire 1 =! ww_INST_OUT [4] $end
$var wire 1 >! ww_INST_OUT [3] $end
$var wire 1 ?! ww_INST_OUT [2] $end
$var wire 1 @! ww_INST_OUT [1] $end
$var wire 1 A! ww_INST_OUT [0] $end
$var wire 1 B! ww_ENTRADAB_ULA [7] $end
$var wire 1 C! ww_ENTRADAB_ULA [6] $end
$var wire 1 D! ww_ENTRADAB_ULA [5] $end
$var wire 1 E! ww_ENTRADAB_ULA [4] $end
$var wire 1 F! ww_ENTRADAB_ULA [3] $end
$var wire 1 G! ww_ENTRADAB_ULA [2] $end
$var wire 1 H! ww_ENTRADAB_ULA [1] $end
$var wire 1 I! ww_ENTRADAB_ULA [0] $end
$var wire 1 J! \CLOCK_50~input_o\ $end
$var wire 1 K! \KEY[1]~input_o\ $end
$var wire 1 L! \KEY[2]~input_o\ $end
$var wire 1 M! \KEY[3]~input_o\ $end
$var wire 1 N! \SW[0]~input_o\ $end
$var wire 1 O! \SW[1]~input_o\ $end
$var wire 1 P! \SW[2]~input_o\ $end
$var wire 1 Q! \SW[3]~input_o\ $end
$var wire 1 R! \SW[4]~input_o\ $end
$var wire 1 S! \SW[5]~input_o\ $end
$var wire 1 T! \SW[6]~input_o\ $end
$var wire 1 U! \SW[7]~input_o\ $end
$var wire 1 V! \SW[8]~input_o\ $end
$var wire 1 W! \SW[9]~input_o\ $end
$var wire 1 X! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 Y! \KEY[0]~input_o\ $end
$var wire 1 Z! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 [! \PC|DOUT[0]~0_combout\ $end
$var wire 1 \! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ]! \incrementaPC|Add0~2\ $end
$var wire 1 ^! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 _! \incrementaPC|Add0~6\ $end
$var wire 1 `! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 a! \incrementaPC|Add0~10\ $end
$var wire 1 b! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 c! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 d! \incrementaPC|Add0~14\ $end
$var wire 1 e! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 f! \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 g! \incrementaPC|Add0~18\ $end
$var wire 1 h! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 i! \incrementaPC|Add0~22\ $end
$var wire 1 j! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 k! \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 l! \incrementaPC|Add0~26\ $end
$var wire 1 m! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 n! \ROM1|memROM~1_combout\ $end
$var wire 1 o! \DECODER1|Equal5~1_combout\ $end
$var wire 1 p! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 q! \ROM1|memROM~0_combout\ $end
$var wire 1 r! \DECODER1|saida[5]~1_combout\ $end
$var wire 1 s! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 t! \ROM1|memROM~6_combout\ $end
$var wire 1 u! \ROM1|memROM~7_combout\ $end
$var wire 1 v! \ROM1|memROM~12_combout\ $end
$var wire 1 w! \ROM1|memROM~2_combout\ $end
$var wire 1 x! \ROM1|memROM~4_combout\ $end
$var wire 1 y! \ROM1|memROM~10_combout\ $end
$var wire 1 z! \ROM1|memROM~11_combout\ $end
$var wire 1 {! \RAM1|ram~121_combout\ $end
$var wire 1 |! \RAM1|ram~25_q\ $end
$var wire 1 }! \ROM1|memROM~8_combout\ $end
$var wire 1 ~! \ROM1|memROM~9_combout\ $end
$var wire 1 !" \RAM1|ram~122_combout\ $end
$var wire 1 "" \RAM1|ram~17_q\ $end
$var wire 1 #" \RAM1|ram~81_combout\ $end
$var wire 1 $" \RAM1|ram~85_combout\ $end
$var wire 1 %" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 &" \ROM1|memROM~3_combout\ $end
$var wire 1 '" \ROM1|memROM~5_combout\ $end
$var wire 1 (" \DECODER1|saida[3]~0_combout\ $end
$var wire 1 )" \DECODER1|saida[4]~2_combout\ $end
$var wire 1 *" \ULA1|Add0~34_cout\ $end
$var wire 1 +" \ULA1|Add0~1_sumout\ $end
$var wire 1 ," \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 -" \RAM1|ram~26_q\ $end
$var wire 1 ." \RAM1|ram~18_q\ $end
$var wire 1 /" \RAM1|ram~86_combout\ $end
$var wire 1 0" \RAM1|ram~90_combout\ $end
$var wire 1 1" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 2" \ULA1|Add0~2\ $end
$var wire 1 3" \ULA1|Add0~5_sumout\ $end
$var wire 1 4" \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 5" \RAM1|ram~19_q\ $end
$var wire 1 6" \RAM1|ram~27_q\ $end
$var wire 1 7" \RAM1|ram~91_combout\ $end
$var wire 1 8" \RAM1|ram~95_combout\ $end
$var wire 1 9" \ULA1|Add0~6\ $end
$var wire 1 :" \ULA1|Add0~9_sumout\ $end
$var wire 1 ;" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 <" \DECODER1|Equal5~0_combout\ $end
$var wire 1 =" \RAM1|ram~28_q\ $end
$var wire 1 >" \RAM1|ram~20_q\ $end
$var wire 1 ?" \RAM1|ram~96_combout\ $end
$var wire 1 @" \RAM1|ram~100_combout\ $end
$var wire 1 A" \ULA1|Add0~10\ $end
$var wire 1 B" \ULA1|Add0~13_sumout\ $end
$var wire 1 C" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 D" \RAM1|ram~29_q\ $end
$var wire 1 E" \RAM1|ram~21_q\ $end
$var wire 1 F" \RAM1|ram~101_combout\ $end
$var wire 1 G" \RAM1|ram~105_combout\ $end
$var wire 1 H" \ULA1|Add0~14\ $end
$var wire 1 I" \ULA1|Add0~17_sumout\ $end
$var wire 1 J" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 K" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 L" \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 M" \RAM1|ram~22_q\ $end
$var wire 1 N" \RAM1|ram~30_q\ $end
$var wire 1 O" \RAM1|ram~106_combout\ $end
$var wire 1 P" \RAM1|ram~110_combout\ $end
$var wire 1 Q" \ULA1|Add0~18\ $end
$var wire 1 R" \ULA1|Add0~21_sumout\ $end
$var wire 1 S" \RAM1|ram~23_q\ $end
$var wire 1 T" \RAM1|ram~31_q\ $end
$var wire 1 U" \RAM1|ram~111_combout\ $end
$var wire 1 V" \RAM1|ram~115_combout\ $end
$var wire 1 W" \ULA1|Add0~22\ $end
$var wire 1 X" \ULA1|Add0~25_sumout\ $end
$var wire 1 Y" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 Z" \RAM1|ram~32_q\ $end
$var wire 1 [" \RAM1|ram~24_q\ $end
$var wire 1 \" \RAM1|ram~116_combout\ $end
$var wire 1 ]" \RAM1|ram~120_combout\ $end
$var wire 1 ^" \ULA1|Add0~26\ $end
$var wire 1 _" \ULA1|Add0~29_sumout\ $end
$var wire 1 `" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 a" \REGA|DOUT\ [7] $end
$var wire 1 b" \REGA|DOUT\ [6] $end
$var wire 1 c" \REGA|DOUT\ [5] $end
$var wire 1 d" \REGA|DOUT\ [4] $end
$var wire 1 e" \REGA|DOUT\ [3] $end
$var wire 1 f" \REGA|DOUT\ [2] $end
$var wire 1 g" \REGA|DOUT\ [1] $end
$var wire 1 h" \REGA|DOUT\ [0] $end
$var wire 1 i" \PC|DOUT\ [8] $end
$var wire 1 j" \PC|DOUT\ [7] $end
$var wire 1 k" \PC|DOUT\ [6] $end
$var wire 1 l" \PC|DOUT\ [5] $end
$var wire 1 m" \PC|DOUT\ [4] $end
$var wire 1 n" \PC|DOUT\ [3] $end
$var wire 1 o" \PC|DOUT\ [2] $end
$var wire 1 p" \PC|DOUT\ [1] $end
$var wire 1 q" \PC|DOUT\ [0] $end
$var wire 1 r" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 s" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 t" \DECODER1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 u" \DECODER1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~120_combout\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~115_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~110_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~100_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 0# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 1# \DECODER1|ALT_INV_saida[5]~1_combout\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 4# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 6# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 :# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ;# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ># \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ?# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 @# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 A# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 B# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 C# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 G# \RAM1|ALT_INV_ram~116_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~111_combout\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~106_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 O# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 P# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 Q# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 R# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 S# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 T# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 U# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 V# \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0`
1a
xb
1c
1d
1e
1f
1g
1h
xi
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
1Y!
1Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
1v!
0w!
0x!
1y!
1z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
1("
1)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
19"
1:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
00#
01#
02#
03#
04#
15#
16#
17#
08#
19#
1:#
1;#
0<#
1=#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
x7
x8
x9
1:
xj
xk
xl
1m
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
0"
0#
0$
0%
0&
1'
0(
0)
0*
1+
0,
0-
1.
0/
00
01
02
03
14
05
06
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
$end
#10000
0:
0m
0Y!
0Z!
#20000
1:
1m
1Y!
1Z!
1q"
1f"
0T#
0F#
0[!
1\!
1t!
0v!
1w!
0~!
0:"
1A"
14#
0;#
10#
07#
1*!
12!
1"!
0B"
1H"
1u!
1x!
1:"
0;"
1B
1S
1M
0I"
1Q"
09#
06#
0?!
1%"
1+"
02"
1{!
0("
0)"
0R"
1W"
04
0G!
18!
1A!
0X"
1^"
13"
09"
0'
16
1-
0:"
0_"
0#!
1I!
0;
1)
#30000
0:
0m
0Y!
0Z!
#40000
1:
1m
1Y!
1Z!
0q"
1p"
1s!
16"
0##
0s"
0E#
1F#
1[!
1v!
0y!
1}!
0w!
17"
0L#
1;#
05#
13#
00#
1!!
0"!
0{!
0z!
11"
03"
07"
0x!
18"
0M
1L
0-#
19#
1L#
12#
1@!
08"
1("
1)"
15
1-#
08!
1H!
09!
0.
0-
1(
1#!
1;
#50000
0:
0m
0Y!
0Z!
#60000
1:
1m
1Y!
1Z!
1q"
1h"
1,"
1g"
14"
0f"
1T#
0U#
0V#
0F#
0[!
0\!
1]!
0t!
0v!
1w!
1y!
0}!
0+"
12"
13"
1:"
0A"
15#
03#
0;#
10#
17#
0*!
02!
1+!
13!
1,!
14!
1"!
1B"
0H"
03"
19"
1^!
0u!
1x!
1z!
01"
13"
17"
1D
1C
0B
1U
1T
0S
1M
0:"
1A"
1I"
0Q"
0L#
02#
09#
16#
0@!
0%"
1+"
07"
0("
0)"
1!"
18"
1R"
0W"
0B"
1H"
05
0-#
1L#
0H!
19!
18!
0A!
0I"
1Q"
1X"
0^"
08"
0(
06
1.
1-
1_"
0R"
1W"
1-#
0#!
0I!
0X"
1^"
0;
0)
0_"
#70000
0:
0m
0Y!
0Z!
#80000
1:
1m
1Y!
1Z!
0q"
0p"
1o"
0s!
1""
1."
0$#
0&#
1s"
0D#
1E#
1F#
1[!
0]!
0^!
1_!
1o!
1q!
0r!
0'"
0w!
1#"
1/"
0M#
0N#
1;#
18#
11#
0=#
0t"
1~
0!!
0"!
1`!
1^!
0_!
0*"
1&"
0!"
0+"
03"
1:"
0A"
1B"
0H"
1I"
0Q"
1R"
0W"
1X"
0^"
1_"
1("
1)"
0x!
1$"
10"
0M
0L
1K
0`!
0.#
0/#
19#
0:#
06!
1$!
0_"
0X"
0R"
0I"
0B"
1+"
02"
0("
1%"
0+"
12"
11"
13"
0+
1<
03"
08!
1#!
17!
13"
0-
1,
1;
1H!
1I!
0#!
1)
1(
0;
#90000
0:
0m
0Y!
0Z!
#100000
1:
1m
1Y!
1Z!
1q"
0h"
0,"
1f"
0T#
1V#
0F#
0[!
1\!
1+"
02"
0:"
1A"
1*!
12!
0,!
04!
1"!
1B"
03"
0D
1B
0U
1S
1M
#110000
0:
0m
0Y!
0Z!
#120000
1:
1m
1Y!
1Z!
0q"
1p"
1s!
1h"
1,"
0g"
04"
0f"
1e"
0S#
1T#
1U#
0V#
0s"
0E#
1F#
1[!
0o!
1t!
1w!
0+"
12"
13"
09"
1:"
0A"
0B"
1H"
0;#
07#
1t"
1)!
11!
0*!
02!
0+!
03!
1,!
14!
1!!
0"!
1I"
1B"
0H"
0:"
03"
19"
1*"
1+"
02"
13"
09"
1:"
0B"
1H"
0I"
1Q"
1R"
1X"
1_"
1u!
1x!
1D
0C
0B
1A
1U
0T
0S
1R
0M
1L
0:"
1A"
1I"
0Q"
09#
06#
0$!
0R"
1W"
0I"
1Q"
1:"
0A"
03"
0+"
12"
0#"
0/"
17"
1R"
0W"
1B"
0<
13"
0B"
0R"
1W"
0X"
1^"
0L#
1M#
1N#
18!
1A!
1X"
0^"
0$"
00"
18"
0_"
0X"
1^"
16
1-
1_"
0-#
1.#
1/#
0_"
0%"
1+"
01"
03"
19"
0:"
1;"
1:"
1G!
0H!
0I!
0)
0(
1'
#130000
0:
0m
0Y!
0Z!
#140000
1:
1m
1Y!
1Z!
1q"
1f"
0e"
1S#
0T#
0F#
0[!
0\!
1]!
0q!
0t!
0w!
0y!
0:"
1A"
1B"
0H"
13#
1;#
17#
1=#
0)!
01!
1*!
12!
1"!
1I"
0Q"
0B"
1H"
0^!
1_!
0&"
0u!
0x!
1<"
0z!
1B
0A
1S
0R
1M
1`!
0I"
1Q"
1R"
0W"
12#
0u"
19#
16#
1:#
1#"
1/"
07"
0)"
1X"
0^"
0R"
1W"
1L#
0M#
0N#
09!
08!
0A!
07!
0X"
1^"
1_"
1$"
10"
08"
06
0.
0-
0,
0_"
1-#
0.#
0/#
1%"
0+"
11"
13"
09"
1:"
0;"
0:"
0G!
1H!
1I!
1)
1(
0'
#150000
0:
0m
0Y!
0Z!
#160000
