verilog work "counter.v"
verilog work "clk_div.v"
verilog work "dengiaothong.v"
