#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 15 12:17:53 2024
# Process ID: 1698336
# Current directory: /home/joc460/gitclones/3700/midterm
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/joc460/gitclones/3700/midterm/vivado.log
# Journal file: /home/joc460/gitclones/3700/midterm/vivado.jou
#-----------------------------------------------------------
source build.tcl
# read_verilog [ glob src/*.v ]
# read_xdc midterm.xdc
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1698453
WARNING: [Synth 8-6901] identifier 'rst_l' is used before its declaration [/home/joc460/gitclones/3700/midterm/src/top.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.926 ; gain = 0.000 ; free physical = 45239 ; free virtual = 83758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/joc460/gitclones/3700/midterm/src/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/joc460/gitclones/3700/midterm/src/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'tcounter' [/home/joc460/gitclones/3700/midterm/src/tcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tcounter' (1#1) [/home/joc460/gitclones/3700/midterm/src/tcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/joc460/gitclones/3700/midterm/src/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'keypad' [/home/joc460/gitclones/3700/midterm/src/keypad.v:2]
	Parameter N bound to: 300000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/joc460/gitclones/3700/midterm/src/clock_divider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [/home/joc460/gitclones/3700/midterm/src/clock_divider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'keypad' (4#1) [/home/joc460/gitclones/3700/midterm/src/keypad.v:2]
INFO: [Synth 8-6157] synthesizing module 'pwm_audio' [/home/joc460/gitclones/3700/midterm/src/pwm_audio.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm_audio' (5#1) [/home/joc460/gitclones/3700/midterm/src/pwm_audio.v:3]
INFO: [Synth 8-6157] synthesizing module 'dim_leds' [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:3]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/joc460/gitclones/3700/midterm/src/pmw.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (6#1) [/home/joc460/gitclones/3700/midterm/src/pmw.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dim_leds' (7#1) [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/joc460/gitclones/3700/midterm/src/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.926 ; gain = 0.000 ; free physical = 44953 ; free virtual = 83473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.926 ; gain = 0.000 ; free physical = 45737 ; free virtual = 84257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.926 ; gain = 0.000 ; free physical = 45737 ; free virtual = 84257
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.926 ; gain = 0.000 ; free physical = 45722 ; free virtual = 84242
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
Finished Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joc460/gitclones/3700/midterm/midterm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.895 ; gain = 0.000 ; free physical = 45603 ; free virtual = 84122
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.895 ; gain = 0.000 ; free physical = 45603 ; free virtual = 84122
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45762 ; free virtual = 84281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45761 ; free virtual = 84281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45761 ; free virtual = 84281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keypad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                   PRESS |                               01 |                               01
                 RELEASE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keypad'
WARNING: [Synth 8-327] inferring latch for variable 'onled_reg' [/home/joc460/gitclones/3700/midterm/src/top.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45752 ; free virtual = 84273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  18 Input   10 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45742 ; free virtual = 84266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 44724 ; free virtual = 83248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45612 ; free virtual = 84135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45609 ; free virtual = 84133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    15|
|4     |LUT2   |   123|
|5     |LUT3   |    12|
|6     |LUT4   |    46|
|7     |LUT5   |    51|
|8     |LUT6   |    42|
|9     |FDCE   |    78|
|10    |FDPE   |     3|
|11    |FDRE   |    79|
|12    |LD     |     1|
|13    |IBUF   |    14|
|14    |OBUF   |    19|
|15    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45607 ; free virtual = 84131
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.895 ; gain = 0.000 ; free physical = 45659 ; free virtual = 84183
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2710.895 ; gain = 63.969 ; free physical = 45659 ; free virtual = 84183
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.895 ; gain = 0.000 ; free physical = 45750 ; free virtual = 84274
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
Finished Parsing XDC File [/home/joc460/gitclones/3700/midterm/midterm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.895 ; gain = 0.000 ; free physical = 45688 ; free virtual = 84212
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 6b2ad9b2
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2710.895 ; gain = 64.031 ; free physical = 45749 ; free virtual = 84273
# write_verilog -force post_synth.v
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2774.926 ; gain = 64.031 ; free physical = 45728 ; free virtual = 84252

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9d5ecdf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2899.738 ; gain = 124.812 ; free physical = 45402 ; free virtual = 83926

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ba7631ba

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11ccecb47

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8eaf082d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8eaf082d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8eaf082d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8eaf082d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791
Ending Logic Optimization Task | Checksum: 18290165b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45267 ; free virtual = 83791

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18290165b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45405 ; free virtual = 83929

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18290165b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45405 ; free virtual = 83929

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45405 ; free virtual = 83929
Ending Netlist Obfuscation Task | Checksum: 18290165b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.707 ; gain = 0.000 ; free physical = 45405 ; free virtual = 83929
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45341 ; free virtual = 83865
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d93192e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45341 ; free virtual = 83865
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45341 ; free virtual = 83865

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c3f6ba3f

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45368 ; free virtual = 83892

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14e083e54

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45378 ; free virtual = 83902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14e083e54

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45378 ; free virtual = 83902
Phase 1 Placer Initialization | Checksum: 14e083e54

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3131.672 ; gain = 0.000 ; free physical = 45378 ; free virtual = 83902

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e20bd719

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45398 ; free virtual = 83922

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ec87d4f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45401 ; free virtual = 83925

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ec87d4f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45401 ; free virtual = 83925

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45397 ; free virtual = 83921

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 44960dc4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45397 ; free virtual = 83921
Phase 2.4 Global Placement Core | Checksum: d3638922

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45390 ; free virtual = 83914
Phase 2 Global Placement | Checksum: d3638922

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45390 ; free virtual = 83914

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b9e367dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45389 ; free virtual = 83914

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f84f429b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45389 ; free virtual = 83913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191c05893

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45389 ; free virtual = 83913

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e006b22

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45389 ; free virtual = 83913

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10cad5b5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45387 ; free virtual = 83911

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c26ac0b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45387 ; free virtual = 83911

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10eaace04

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45387 ; free virtual = 83911
Phase 3 Detail Placement | Checksum: 10eaace04

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45387 ; free virtual = 83911

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 154c66f4f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.852 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15cebb366

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45386 ; free virtual = 83910
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14c171c24

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45386 ; free virtual = 83910
Phase 4.1.1.1 BUFG Insertion | Checksum: 154c66f4f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.852. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 168563054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910
Phase 4.1 Post Commit Optimization | Checksum: 168563054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 168563054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 168563054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910
Phase 4.3 Placer Reporting | Checksum: 168563054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45386 ; free virtual = 83910

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18bb6ce1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910
Ending Placer Task | Checksum: c6193676

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.680 ; gain = 16.008 ; free physical = 45386 ; free virtual = 83910
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1393f5d ConstDB: 0 ShapeSum: 24dff719 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12023c6ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45261 ; free virtual = 83785
Post Restoration Checksum: NetGraph: c2f2f5e9 NumContArr: 5d30d0e5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12023c6ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45266 ; free virtual = 83790

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12023c6ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45234 ; free virtual = 83758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12023c6ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45234 ; free virtual = 83758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19ef7abb8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45219 ; free virtual = 83743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.896  | TNS=0.000  | WHS=-0.097 | THS=-1.059 |

Phase 2 Router Initialization | Checksum: 1fb4e6d42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45219 ; free virtual = 83743

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00574025 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 323
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 320
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fb4e6d42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45214 ; free virtual = 83738
Phase 3 Initial Routing | Checksum: 17f7e7d8c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45216 ; free virtual = 83740

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.618  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12e5d664d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
Phase 4 Rip-up And Reroute | Checksum: 12e5d664d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cb676c66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.706  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1cb676c66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb676c66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
Phase 5 Delay and Skew Optimization | Checksum: 1cb676c66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d313a4ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.706  | TNS=0.000  | WHS=0.195  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bac3a136

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
Phase 6 Post Hold Fix | Checksum: 1bac3a136

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.194611 %
  Global Horizontal Routing Utilization  = 0.0633784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f5021eb1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f5021eb1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2385f4e06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.706  | TNS=0.000  | WHS=0.195  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2385f4e06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45217 ; free virtual = 83742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45252 ; free virtual = 83777

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.680 ; gain = 0.000 ; free physical = 45252 ; free virtual = 83777
# report_timing_summary -file post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file post_route_utilization.rpt
# write_bitstream -force midterm.bit
Command: write_bitstream -force midterm.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./midterm.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 3439.555 ; gain = 291.875 ; free physical = 45193 ; free virtual = 83718
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 12:19:12 2024...
