#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5605c7ac1380 .scope module, "Instruction_Register_tb" "Instruction_Register_tb" 2 1;
 .timescale 0 0;
P_0x5605c7ac1510 .param/l "CLK_PERIOD" 0 2 3, +C4<00000000000000000000000000001010>;
v0x5605c7afa930_0 .var "clk", 0 0;
v0x5605c7afa9f0_0 .net "funct3", 2 0, L_0x5605c7afb700;  1 drivers
v0x5605c7afaa90_0 .net "funct7", 6 0, L_0x5605c7afb7f0;  1 drivers
v0x5605c7afab30_0 .var "instruction_in", 31 0;
v0x5605c7afac00_0 .net "instruction_out", 31 0, L_0x5605c7afb210;  1 drivers
v0x5605c7afaca0_0 .var "ir_write", 0 0;
v0x5605c7afad70_0 .net "opcode", 6 0, L_0x5605c7afb280;  1 drivers
v0x5605c7afae40_0 .net "rd", 4 0, L_0x5605c7afb3c0;  1 drivers
v0x5605c7afaf10_0 .var "reset", 0 0;
v0x5605c7afb070_0 .net "rs1", 4 0, L_0x5605c7afb4b0;  1 drivers
v0x5605c7afb140_0 .net "rs2", 4 0, L_0x5605c7afb630;  1 drivers
S_0x5605c7ac15b0 .scope module, "dut" "Instruction_Register" 2 21, 3 1 0, S_0x5605c7ac1380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ir_write";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 7 "opcode";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rs1";
    .port_info 8 /OUTPUT 5 "rs2";
    .port_info 9 /OUTPUT 3 "funct3";
    .port_info 10 /OUTPUT 7 "funct7";
L_0x5605c7afb210 .functor BUFZ 32, v0x5605c7afa190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5605c7ac18f0_0 .net "clk", 0 0, v0x5605c7afa930_0;  1 drivers
v0x5605c7ac3920_0 .net "funct3", 2 0, L_0x5605c7afb700;  alias, 1 drivers
v0x5605c7af9ec0_0 .net "funct7", 6 0, L_0x5605c7afb7f0;  alias, 1 drivers
v0x5605c7af9f80_0 .net "instruction_in", 31 0, v0x5605c7afab30_0;  1 drivers
v0x5605c7afa060_0 .net "instruction_out", 31 0, L_0x5605c7afb210;  alias, 1 drivers
v0x5605c7afa190_0 .var "instruction_reg", 31 0;
v0x5605c7afa270_0 .net "ir_write", 0 0, v0x5605c7afaca0_0;  1 drivers
v0x5605c7afa330_0 .net "opcode", 6 0, L_0x5605c7afb280;  alias, 1 drivers
v0x5605c7afa410_0 .net "rd", 4 0, L_0x5605c7afb3c0;  alias, 1 drivers
v0x5605c7afa4f0_0 .net "reset", 0 0, v0x5605c7afaf10_0;  1 drivers
v0x5605c7afa5b0_0 .net "rs1", 4 0, L_0x5605c7afb4b0;  alias, 1 drivers
v0x5605c7afa690_0 .net "rs2", 4 0, L_0x5605c7afb630;  alias, 1 drivers
E_0x5605c7abc270 .event posedge, v0x5605c7afa4f0_0, v0x5605c7ac18f0_0;
L_0x5605c7afb280 .part v0x5605c7afa190_0, 0, 7;
L_0x5605c7afb3c0 .part v0x5605c7afa190_0, 7, 5;
L_0x5605c7afb4b0 .part v0x5605c7afa190_0, 15, 5;
L_0x5605c7afb630 .part v0x5605c7afa190_0, 20, 5;
L_0x5605c7afb700 .part v0x5605c7afa190_0, 12, 3;
L_0x5605c7afb7f0 .part v0x5605c7afa190_0, 25, 7;
    .scope S_0x5605c7ac15b0;
T_0 ;
    %wait E_0x5605c7abc270;
    %load/vec4 v0x5605c7afa4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5605c7afa190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5605c7afa270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5605c7af9f80_0;
    %assign/vec4 v0x5605c7afa190_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5605c7ac1380;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afa930_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x5605c7afa930_0;
    %inv;
    %store/vec4 v0x5605c7afa930_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x5605c7ac1380;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605c7afaf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5605c7afab30_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaf10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v0x5605c7afab30_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5605c7afac00_0;
    %cmpi/ne 3211443, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 64 "$display", "Test 1 Failed: instruction_out = %h, expected = %h", v0x5605c7afac00_0, 32'b00000000001100010000000010110011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 66 "$display", "Test 1 Passed: instruction_out = %h", v0x5605c7afac00_0 {0 0 0};
T_2.1 ;
    %load/vec4 v0x5605c7afad70_0;
    %cmpi/ne 51, 0, 7;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 70 "$display", "Test 1 Failed: opcode = %b, expected = %b", v0x5605c7afad70_0, 7'b0110011 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 72 "$display", "Test 1 Passed: opcode = %b", v0x5605c7afad70_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x5605c7afae40_0;
    %cmpi/ne 1, 0, 5;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 76 "$display", "Test 1 Failed: rd = %d, expected = %d", v0x5605c7afae40_0, 5'b00001 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 78 "$display", "Test 1 Passed: rd = %d", v0x5605c7afae40_0 {0 0 0};
T_2.5 ;
    %load/vec4 v0x5605c7afb070_0;
    %cmpi/ne 2, 0, 5;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 82 "$display", "Test 1 Failed: rs1 = %d, expected = %d", v0x5605c7afb070_0, 5'b00010 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 84 "$display", "Test 1 Passed: rs1 = %d", v0x5605c7afb070_0 {0 0 0};
T_2.7 ;
    %load/vec4 v0x5605c7afb140_0;
    %cmpi/ne 3, 0, 5;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 88 "$display", "Test 1 Failed: rs2 = %d, expected = %d", v0x5605c7afb140_0, 5'b00011 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 90 "$display", "Test 1 Passed: rs2 = %d", v0x5605c7afb140_0 {0 0 0};
T_2.9 ;
    %load/vec4 v0x5605c7afa9f0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_2.10, 6;
    %vpi_call 2 94 "$display", "Test 1 Failed: funct3 = %b, expected = %b", v0x5605c7afa9f0_0, 3'b000 {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 96 "$display", "Test 1 Passed: funct3 = %b", v0x5605c7afa9f0_0 {0 0 0};
T_2.11 ;
    %load/vec4 v0x5605c7afaa90_0;
    %cmpi/ne 0, 0, 7;
    %jmp/0xz  T_2.12, 6;
    %vpi_call 2 100 "$display", "Test 1 Failed: funct7 = %b, expected = %b", v0x5605c7afaa90_0, 7'b0000000 {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 102 "$display", "Test 1 Passed: funct7 = %b", v0x5605c7afaa90_0 {0 0 0};
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %pushi/vec4 44204563, 0, 32;
    %store/vec4 v0x5605c7afab30_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5605c7afad70_0;
    %cmpi/ne 19, 0, 7;
    %jmp/0xz  T_2.14, 6;
    %vpi_call 2 116 "$display", "Test 2 Failed: opcode = %b, expected = %b", v0x5605c7afad70_0, 7'b0010011 {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %vpi_call 2 118 "$display", "Test 2 Passed: opcode = %b", v0x5605c7afad70_0 {0 0 0};
T_2.15 ;
    %load/vec4 v0x5605c7afae40_0;
    %cmpi/ne 4, 0, 5;
    %jmp/0xz  T_2.16, 6;
    %vpi_call 2 122 "$display", "Test 2 Failed: rd = %d, expected = %d", v0x5605c7afae40_0, 5'b00100 {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %vpi_call 2 124 "$display", "Test 2 Passed: rd = %d", v0x5605c7afae40_0 {0 0 0};
T_2.17 ;
    %load/vec4 v0x5605c7afb070_0;
    %cmpi/ne 5, 0, 5;
    %jmp/0xz  T_2.18, 6;
    %vpi_call 2 128 "$display", "Test 2 Failed: rs1 = %d, expected = %d", v0x5605c7afb070_0, 5'b00101 {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 2 130 "$display", "Test 2 Passed: rs1 = %d", v0x5605c7afb070_0 {0 0 0};
T_2.19 ;
    %load/vec4 v0x5605c7afa9f0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_2.20, 6;
    %vpi_call 2 134 "$display", "Test 2 Failed: funct3 = %b, expected = %b", v0x5605c7afa9f0_0, 3'b000 {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %vpi_call 2 136 "$display", "Test 2 Passed: funct3 = %b", v0x5605c7afa9f0_0 {0 0 0};
T_2.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5605c7afab30_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x5605c7afac00_0;
    %cmpi/ne 44204563, 0, 32;
    %jmp/0xz  T_2.22, 6;
    %vpi_call 2 146 "$display", "Test 3 Failed: instruction_out = %h, expected = %h", v0x5605c7afac00_0, 32'b00000010101000101000001000010011 {0 0 0};
    %jmp T_2.23;
T_2.22 ;
    %vpi_call 2 148 "$display", "Test 3 Passed: instruction didn't change when ir_write=0" {0 0 0};
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %pushi/vec4 6530083, 0, 32;
    %store/vec4 v0x5605c7afab30_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaca0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5605c7afad70_0;
    %cmpi/ne 35, 0, 7;
    %jmp/0xz  T_2.24, 6;
    %vpi_call 2 164 "$display", "Test 4 Failed: opcode = %b, expected = %b", v0x5605c7afad70_0, 7'b0100011 {0 0 0};
    %jmp T_2.25;
T_2.24 ;
    %vpi_call 2 166 "$display", "Test 4 Passed: opcode = %b", v0x5605c7afad70_0 {0 0 0};
T_2.25 ;
    %load/vec4 v0x5605c7afb070_0;
    %cmpi/ne 7, 0, 5;
    %jmp/0xz  T_2.26, 6;
    %vpi_call 2 170 "$display", "Test 4 Failed: rs1 = %d, expected = %d", v0x5605c7afb070_0, 5'b00111 {0 0 0};
    %jmp T_2.27;
T_2.26 ;
    %vpi_call 2 172 "$display", "Test 4 Passed: rs1 = %d", v0x5605c7afb070_0 {0 0 0};
T_2.27 ;
    %load/vec4 v0x5605c7afb140_0;
    %cmpi/ne 6, 0, 5;
    %jmp/0xz  T_2.28, 6;
    %vpi_call 2 176 "$display", "Test 4 Failed: rs2 = %d, expected = %d", v0x5605c7afb140_0, 5'b00110 {0 0 0};
    %jmp T_2.29;
T_2.28 ;
    %vpi_call 2 178 "$display", "Test 4 Passed: rs2 = %d", v0x5605c7afb140_0 {0 0 0};
T_2.29 ;
    %load/vec4 v0x5605c7afa9f0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_2.30, 6;
    %vpi_call 2 182 "$display", "Test 4 Failed: funct3 = %b, expected = %b", v0x5605c7afa9f0_0, 3'b010 {0 0 0};
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 2 184 "$display", "Test 4 Passed: funct3 = %b", v0x5605c7afa9f0_0 {0 0 0};
T_2.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605c7afaf10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605c7afaf10_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5605c7afac00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.32, 6;
    %vpi_call 2 195 "$display", "Test 5 Failed: After reset, instruction_out = %h, expected = %h", v0x5605c7afac00_0, 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_2.33;
T_2.32 ;
    %vpi_call 2 197 "$display", "Test 5 Passed: instruction_out reset to 0" {0 0 0};
T_2.33 ;
    %vpi_call 2 200 "$display", "All tests completed" {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5605c7ac1380;
T_3 ;
    %vpi_call 2 206 "$dumpfile", "instruction_register_waveform.vcd" {0 0 0};
    %vpi_call 2 207 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5605c7ac1380 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Instruction_Register_tb.v";
    "Instruction_Register.v";
