
---------- Begin Simulation Statistics ----------
final_tick                               2186294233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59144                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703532                       # Number of bytes of host memory used
host_op_rate                                    59335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39814.24                       # Real time elapsed on the host
host_tick_rate                               54912376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354771349                       # Number of instructions simulated
sim_ops                                    2362380271                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.186294                       # Number of seconds simulated
sim_ticks                                2186294233000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.547498                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293391510                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347013829                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19518352                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468663592                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46961115                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47336108                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          374993                       # Number of indirect misses.
system.cpu0.branchPred.lookups              601626155                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963055                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13749629                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555008274                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74076881                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      197560531                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224705054                       # Number of instructions committed
system.cpu0.commit.committedOps            2228512220                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3925612835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567685                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2883943475     73.46%     73.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    623460994     15.88%     89.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    142247821      3.62%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135452626      3.45%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40598860      1.03%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7351017      0.19%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6935994      0.18%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11545167      0.29%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74076881      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3925612835                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163000                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150812744                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691531306                       # Number of loads committed
system.cpu0.commit.membars                    7608901                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608910      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238703813     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695333156     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264748012     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228512220                       # Class of committed instruction
system.cpu0.commit.refs                     960081203                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224705054                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228512220                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.961657                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.961657                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            743162331                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5786101                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291432418                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2456917663                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467865269                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1719793043                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13778021                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18080464                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13941762                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  601626155                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435637873                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2476297633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9143778                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2485938452                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          300                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39093576                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137858                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1462695265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340352625                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569633                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3958540426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628956                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2162176707     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1343899192     33.95%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277240585      7.00%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135994879      3.44%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20799232      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                14217864      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  394722      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809463      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7782      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3958540426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      405568327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13951278                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579576787                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553207                       # Inst execution rate
system.cpu0.iew.exec_refs                  1074141682                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296125630                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              602026438                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773240594                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811703                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6928844                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298376558                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2426036261                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            778016052                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7510401                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2414255534                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3028417                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14707791                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13778021                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22396501                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       237492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45280866                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        68921                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28200                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15313188                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81709288                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29826661                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28200                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1970783                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11980495                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016418754                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2391878515                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855330                       # average fanout of values written-back
system.cpu0.iew.wb_producers                869373220                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.548079                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2392175472                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2943422961                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533300810                       # number of integer regfile writes
system.cpu0.ipc                              0.509773                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509773                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611848      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1315868991     54.34%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332323      0.76%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802520      0.16%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783321832     32.35%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292828353     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2421765936                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               117                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4698083                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001940                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 781049     16.62%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3394195     72.25%     88.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               522836     11.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2418852099                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8807035189                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2391878448                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2623586883                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2414615207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2421765936                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421054                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197524037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           264950                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1528                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34274446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3958540426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611783                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2200581104     55.59%     55.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1224436587     30.93%     86.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435651598     11.01%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77610108      1.96%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11632107      0.29%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6244201      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1536312      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             558748      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             289661      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3958540426                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.554928                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33442562                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5812985                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773240594                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298376558                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4364108753                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8481169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              654407656                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421268954                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24903237                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1482430989                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31962235                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               111846                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2982159945                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2442096448                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1572534275                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1716484328                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32467069                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13778021                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             90936289                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               151265316                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2982159889                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        503143                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55896342                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8907                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6277571499                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4885134975                       # The number of ROB writes
system.cpu0.timesIdled                       45154107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.712959                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18079492                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19292414                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1785764                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32730295                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919290                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930831                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11541                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35919780                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46538                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1382229                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517066                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3423302                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14993391                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066295                       # Number of instructions committed
system.cpu1.commit.committedOps             133868051                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    716744032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186772                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.864204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    662858955     92.48%     92.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26409885      3.68%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8132238      1.13%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8739952      1.22%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2485384      0.35%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       805636      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3603058      0.50%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       285622      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3423302      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    716744032                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457109                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272268                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890005                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450730     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691581     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122320      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868051                       # Class of committed instruction
system.cpu1.commit.refs                      48813913                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066295                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868051                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.541292                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.541292                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            639912396                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418843                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17283515                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154675618                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18982797                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50529920                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1383972                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1081152                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8761507                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35919780                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19344913                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    696884443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               211216                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156217511                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3575014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049838                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20898641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18998782                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216747                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         719570592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222383                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.666935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               623059630     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56492282      7.85%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24169220      3.36%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10529574      1.46%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3852670      0.54%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  613825      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853073      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           719570592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1164743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1509335                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31643811                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.200406                       # Inst execution rate
system.cpu1.iew.exec_refs                    52031526                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12330832                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              545600089                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40193120                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802252                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1266984                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12639029                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148846078                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39700694                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1420519                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144439925                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2913287                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6689871                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1383972                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14236272                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        61319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1145499                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33220                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2153                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4951                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3303115                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       715121                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2153                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       517631                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991704                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84728850                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143437600                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849953                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72015562                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199016                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143487484                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179633350                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96486449                       # number of integer regfile writes
system.cpu1.ipc                              0.180463                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180463                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85802494     58.83%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43878229     30.08%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8576185      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145860444                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4211869                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028876                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 772794     18.35%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3082513     73.19%     91.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               356559      8.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142468911                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1015791925                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143437588                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163825846                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137440398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145860444                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405680                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14978026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           288603                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5998718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    719570592                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202705                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.673985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          632626544     87.92%     87.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54339057      7.55%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18659513      2.59%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6189909      0.86%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5359347      0.74%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             878224      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             994954      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             349950      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             173094      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      719570592                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202377                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23784830                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2189059                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40193120                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12639029                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       720735335                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3651844288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              588469619                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324722                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24838195                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22222241                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5996437                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               123891                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190556082                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152655888                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102532415                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53319571                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21428246                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1383972                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54149676                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13207693                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190556070                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25513                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               694                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52760268                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           694                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   862181899                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300558133                       # The number of ROB writes
system.cpu1.timesIdled                          29420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23981835                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21217141                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47951667                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             496505                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4005413                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26644153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53173029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       301467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       151847                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134161693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9306617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268313720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9458464                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21786298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5665277                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20863500                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              395                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            287                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4855143                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4855135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21786299                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79814459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79814459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2067629440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2067629440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              575                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26644249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26644249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26644249                       # Request fanout histogram
system.membus.respLayer1.occupancy       136951181200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81141213783                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    706764583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   851666352.376940                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       654500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1838823500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2182053645500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4240587500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    376403736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       376403736                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    376403736                       # number of overall hits
system.cpu0.icache.overall_hits::total      376403736                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59234135                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59234135                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59234135                       # number of overall misses
system.cpu0.icache.overall_misses::total     59234135                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 825061937995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 825061937995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 825061937995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 825061937995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435637871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435637871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435637871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435637871                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135971                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135971                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135971                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135971                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13928.825634                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13928.825634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13928.825634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13928.825634                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3883                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.092105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55433559                       # number of writebacks
system.cpu0.icache.writebacks::total         55433559                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3800540                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3800540                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3800540                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3800540                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55433595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55433595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55433595                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55433595                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 734537615497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 734537615497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 734537615497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 734537615497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127247                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127247                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127247                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127247                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13250.766354                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13250.766354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13250.766354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13250.766354                       # average overall mshr miss latency
system.cpu0.icache.replacements              55433559                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    376403736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      376403736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59234135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59234135                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 825061937995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 825061937995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435637871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435637871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135971                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135971                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13928.825634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13928.825634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3800540                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3800540                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55433595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55433595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 734537615497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 734537615497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127247                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127247                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13250.766354                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13250.766354                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          431837053                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55433561                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.790173                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        926709335                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       926709335                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    876218040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       876218040                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    876218040                       # number of overall hits
system.cpu0.dcache.overall_hits::total      876218040                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105070615                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105070615                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105070615                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105070615                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2776046743755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2776046743755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2776046743755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2776046743755                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981288655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981288655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981288655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981288655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107074                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107074                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107074                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107074                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26420.771819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26420.771819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26420.771819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26420.771819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16771252                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1510156                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           283071                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13346                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.247510                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   113.154204                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74963555                       # number of writebacks
system.cpu0.dcache.writebacks::total         74963555                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31566113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31566113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31566113                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31566113                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73504502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73504502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73504502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73504502                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1341808438099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1341808438099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1341808438099                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1341808438099                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074906                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074906                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074906                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074906                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18254.778981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18254.778981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18254.778981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18254.778981                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74963555                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633765237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633765237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82781270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82781270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1796757404500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1796757404500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716546507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716546507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21704.878465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21704.878465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19032452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19032452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63748818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63748818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 997725858000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 997725858000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15650.891880                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15650.891880                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242452803                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242452803                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22289345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22289345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 979289339255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 979289339255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264742148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264742148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084193                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084193                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43935.312557                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43935.312557                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12533661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12533661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9755684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9755684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 344082580099                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 344082580099                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35269.959554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35269.959554                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    157427500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    157427500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470321                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470321                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 56284.411870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56284.411870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1001500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1001500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58911.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58911.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4382.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4382.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3413.194444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3413.194444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336161                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336161                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465701                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465701                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127416220500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127416220500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385522                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385522                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86931.932570                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86931.932570                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465701                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465701                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125950519500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125950519500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85931.932570                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85931.932570                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996065                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          953532736                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74969894                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.718875                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996065                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2045174628                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2045174628                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54850819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70516927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              808930                       # number of demand (read+write) hits
system.l2.demand_hits::total                126204296                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54850819                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70516927                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27620                       # number of overall hits
system.l2.overall_hits::.cpu1.data             808930                       # number of overall hits
system.l2.overall_hits::total               126204296                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            582772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4443848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2894131                       # number of demand (read+write) misses
system.l2.demand_misses::total                7928450                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           582772                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4443848                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7699                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2894131                       # number of overall misses
system.l2.overall_misses::total               7928450                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  50101690982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 477360481343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    746233981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 327602859498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     855811265804                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  50101690982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 477360481343                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    746233981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 327602859498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    855811265804                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55433591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74960775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3703061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134132746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55433591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74960775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3703061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134132746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059282                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.217985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.781551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059109                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059282                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.217985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.781551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059109                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85971.342106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107420.524137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96926.091830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113195.587725                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107941.812814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85971.342106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107420.524137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96926.091830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113195.587725                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107941.812814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2457405                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     73034                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.647411                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18028440                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5665277                       # number of writebacks
system.l2.writebacks::total                   5665277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         308863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         134506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              443658                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        308863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        134506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             443658                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       582562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4134985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2759625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7484792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       582562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4134985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2759625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19415126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26899918                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  44262341482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 410220839173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    666195981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 286642383804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 741791760440                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  44262341482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 410220839173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    666195981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 286642383804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1861451115242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2603242875682                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.215748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.215748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75978.765319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99207.334289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87427.294094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103870.048939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99106.529672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75978.765319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99207.334289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87427.294094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103870.048939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95876.334526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96775.123095                       # average overall mshr miss latency
system.l2.replacements                       35640546                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18086579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18086579                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18086579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18086579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115752223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115752223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115752223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115752223                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19415126                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19415126                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1861451115242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1861451115242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95876.334526                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95876.334526                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2454.022989                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2398.876404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1744000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.872549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.977011                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20044.943820                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       526500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.896552                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20270.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8290025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           361877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8651902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2922395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2139113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5061508                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 301936708657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 230021887894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  531958596551                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11212420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13713410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.260639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103318.240230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107531.433774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105098.835476                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       145620                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        65211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           210831                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2776775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2073902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4850677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 261032776199                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 202272097253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 463304873452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.247652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.829232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94005.735502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97532.138574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95513.445536                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54850819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54878439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       582772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           590471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  50101690982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    746233981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  50847924963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55433591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55468910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.217985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85971.342106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96926.091830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86114.178280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           289                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       582562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       590182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  44262341482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    666195981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  44928537463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.215748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75978.765319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87427.294094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76126.580382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62226902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       447053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62673955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1521453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       755018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2276471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 175423772686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  97580971604                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 273004744290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63748355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1202071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64950426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.628098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115300.158918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129243.238710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119924.542983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       163243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        69295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       232538                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1358210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       685723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2043933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 149188062974                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84370286551                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 233558349525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.570451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109841.676158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123038.437607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114269.082952                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          337                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               429                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2425                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          638                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3063                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68866881                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7458424                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     76325305                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2762                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          730                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.877987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.873973                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.877148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28398.713814                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11690.319749                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24918.480248                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          833                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          943                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1592                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          528                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2120                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31894915                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10870938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42765853                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.576394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.723288                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.607102                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20034.494347                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20588.897727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20172.572170                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   286684723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35641913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.043472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.714912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.432552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.118221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.969198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.756304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.189347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.324317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2179443369                       # Number of tag accesses
system.l2.tags.data_accesses               2179443369                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      37284160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     265034240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        487680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     176752384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1225493248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1705051712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     37284160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       487680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37771840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362577728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362577728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         582565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4141160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2761756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19148332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26641433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5665277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5665277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17053587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121225330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           223062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80845653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    560534456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             779882088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17053587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       223062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17276650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165841231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165841231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165841231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17053587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121225330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          223062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80845653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    560534456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            945723320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5462545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    582565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3915895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2684643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19125192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016388996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43692966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5145318                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26641434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5665277                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26641434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5665277                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 325519                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                202732                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1362404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1367477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1698080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3304527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1782525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1994447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1569526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1570758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1688308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1492503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1530544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1389413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1416271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1390985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1362323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1395824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            344321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            340930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            391447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            390825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            366450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294564                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1194354473522                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               131579575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1687777879772                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45385.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64135.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21170527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2912919                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26641434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5665277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4160901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3775672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2747016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2056269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1527154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1456924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1382875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1275869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1101997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  859790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 985813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2203735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 915761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 500302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 437525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 391878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 329018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 182536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  18866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 130988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 337033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 343929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 358666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 347893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 345284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 335737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  21602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7694992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.304331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.840152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.222662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2982573     38.76%     38.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2219040     28.84%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       550605      7.16%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       367613      4.78%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       495242      6.44%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       296992      3.86%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       169218      2.20%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        77799      1.01%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       535910      6.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7694992                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.568778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1007.383915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       334940    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.308926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.288225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.865235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289412     86.41%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7212      2.15%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26047      7.78%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7772      2.32%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2772      0.83%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1015      0.30%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              433      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              194      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1684218560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20833216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349601792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1705051776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362577728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    779.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2186294221000                       # Total gap between requests
system.mem_ctrls.avgGap                      67673.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     37284160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    250617280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       487680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    171817152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1224012288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349601792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17053587.498531356454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114631084.973456084728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 223062.382290060224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78588302.254374563694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 559857072.083307266235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159906103.544115245342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       582565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4141160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2761756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19148333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5665277                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20238505974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 240318558311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    346069217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172396021060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1254478725210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52516468963369                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34740.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58031.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45415.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62422.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65513.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9269885.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25270409220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13431537240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         83296460940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13603768920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172584150960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     422861377050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     483443194560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1214490898890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.502037                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1251624414877                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73005140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 861664678123                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29671869360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15770957400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104599172160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14910627240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172584150960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     749110901070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     208706753280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1295354431470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.488610                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 533853768431                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73005140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1579435324569                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     20284136250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99310759919.022339                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     94.44%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       157500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 786629787500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   360721970500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1825572262500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19303741                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19303741                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19303741                       # number of overall hits
system.cpu1.icache.overall_hits::total       19303741                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41172                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41172                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41172                       # number of overall misses
system.cpu1.icache.overall_misses::total        41172                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1256632500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1256632500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1256632500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1256632500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19344913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19344913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19344913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19344913                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002128                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30521.531623                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30521.531623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30521.531623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30521.531623                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35287                       # number of writebacks
system.cpu1.icache.writebacks::total            35287                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5853                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5853                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5853                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5853                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35319                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35319                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35319                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35319                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1109696500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1109696500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1109696500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1109696500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001826                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001826                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001826                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001826                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31419.250262                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31419.250262                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31419.250262                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31419.250262                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35287                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19303741                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19303741                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41172                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41172                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1256632500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1256632500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19344913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19344913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30521.531623                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30521.531623                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5853                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5853                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35319                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35319                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1109696500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1109696500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001826                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001826                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31419.250262                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31419.250262                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.398362                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18276178                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           517.929492                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354450500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.398362                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949949                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949949                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38725145                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38725145                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37524878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37524878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37524878                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37524878                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8916278                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8916278                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8916278                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8916278                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 917643463916                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 917643463916                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 917643463916                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 917643463916                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46441156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46441156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46441156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46441156                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191991                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191991                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191991                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102917.771733                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102917.771733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102917.771733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102917.771733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4740547                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1040631                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            62395                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8205                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.976392                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.828885                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704044                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704044                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6557134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6557134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6557134                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6557134                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359144                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359144                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 225918885867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 225918885867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 225918885867                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 225918885867                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050799                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050799                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050799                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050799                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95763.075873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95763.075873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95763.075873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95763.075873                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704044                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33115588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33115588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5203688                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5203688                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 494029315500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 494029315500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38319276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38319276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94938.304429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94938.304429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4000938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4000938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1202750                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1202750                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 105500174000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 105500174000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87715.796300                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87715.796300                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4409290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4409290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3712590                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3712590                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 423614148416                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 423614148416                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114102.055012                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114102.055012                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2556196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2556196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 120418711867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 120418711867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104132.944193                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104132.944193                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4711000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4711000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323591                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323591                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30393.548387                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30393.548387                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1305500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1305500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.326667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.326667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8880.952381                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8880.952381                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1159500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1159500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.326667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.326667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7887.755102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7887.755102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450078                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450078                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351498                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351498                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119942116000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119942116000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355510                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355510                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88747.534958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88747.534958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351498                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351498                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118590618000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118590618000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355510                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355510                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87747.534958                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87747.534958                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.443404                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43684668                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3710505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.773241                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354462000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.443404                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104197855                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104197855                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2186294233000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120420436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23751856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116049864                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29975269                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33255103                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            698                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13725442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13725442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55468913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64951524                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3492                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3492                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166300743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224897559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11118656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402422883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7095497536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9595157184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4518784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474054656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17169228160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        68909352                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363418432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        203060823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              193287811     95.19%     95.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9621016      4.74%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 151977      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          203060823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268306448085                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112456838996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83224033415                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5566382630                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53023908                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9267183163500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705388                       # Number of bytes of host memory used
host_op_rate                                    47195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                179927.13                       # Real time elapsed on the host
host_tick_rate                               39354204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482974005                       # Number of instructions simulated
sim_ops                                    8491581885                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.080889                       # Number of seconds simulated
sim_ticks                                7080888930500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.303349                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529188420                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           549501575                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36905057                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606009750                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            622069                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         632560                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10491                       # Number of indirect misses.
system.cpu0.branchPred.lookups              607912408                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8438                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500382                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36889249                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404374298                       # Number of branches committed
system.cpu0.commit.bw_lim_events            106248164                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1508838                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      582985384                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3065006791                       # Number of instructions committed
system.cpu0.commit.committedOps            3065507433                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  14030053992                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.218496                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.127312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13282522597     94.67%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267362902      1.91%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68923560      0.49%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21536303      0.15%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22246421      0.16%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20297210      0.14%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    131186389      0.94%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    109730446      0.78%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    106248164      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  14030053992                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019093096                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1580644                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539873540                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834668134                       # Number of loads committed
system.cpu0.commit.membars                     997632                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       998643      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575829758     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398535505     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94538913      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31540757      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31541144      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468257413     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1313990      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366911103     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64569911      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3065507433                       # Class of committed instruction
system.cpu0.commit.refs                     901052417                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3065006791                       # Number of Instructions Simulated
system.cpu0.committedOps                   3065507433                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.613674                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.613674                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12825051237                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15875                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447896503                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3972778253                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223507773                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                803055436                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38885826                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24176                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            235544346                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  607912408                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114116928                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13966165398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               739763                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          293                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4628529653                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          185                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77803324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042990                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         120977030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         529810489                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.327314                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       14126044618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.327701                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859769                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11238378261     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2184957940     15.47%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97196964      0.69%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449298713      3.18%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29190065      0.21%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1451430      0.01%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101151860      0.72%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24406072      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         14126044618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1096635159                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               975255290                       # number of floating regfile writes
system.cpu0.idleCycles                       14898612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38617155                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445911458                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.356541                       # Inst execution rate
system.cpu0.iew.exec_refs                  2727464779                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67389386                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5881914287                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            992998938                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            581878                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33770436                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76271478                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3638614762                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2660075393                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33847464                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5041827707                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              52388222                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3745969963                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38885826                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3847255863                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    192257326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          995211                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2286129                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158330804                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9887195                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2286129                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9942998                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28674157                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2840186095                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3246549158                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812455                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307524194                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.229585                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3251815267                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5297330831                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763977022                       # number of integer regfile writes
system.cpu0.ipc                              0.216747                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216747                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1001627      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732624231     34.14%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13834      0.00%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2009      0.00%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          403115586      7.94%     42.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                998      0.00%     42.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103236059      2.03%     44.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32490193      0.64%     44.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32383245      0.64%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1615191277     31.82%     77.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328708      0.03%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1057199584     20.83%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65633050      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5075675170                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2000415390                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3727947265                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1040363466                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1409565054                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  618472708                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121850                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               26930133      4.35%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2923      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               163244      0.03%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               58247      0.01%      4.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            158288877     25.59%     29.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               78902      0.01%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             316630828     51.20%     81.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9840      0.00%     81.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        116309709     18.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3692730861                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       21186590688                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2206185692                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2804441743                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3636895665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5075675170                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1719097                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      573107332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18670286                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        210259                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    540585704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  14126044618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.359313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.106387                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12212916143     86.46%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717479401      5.08%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          335212252      2.37%     93.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          225123952      1.59%     95.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          358319236      2.54%     98.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          170277679      1.21%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           50465073      0.36%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25063424      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31187458      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    14126044618                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.358935                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39113374                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24941841                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           992998938                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76271478                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1099811383                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587612082                       # number of misc regfile writes
system.cpu0.numCycles                     14140943230                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    20834739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10268163686                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2595296880                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             575113742                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               338382681                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2253030964                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18946186                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5389555226                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3788104150                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3219364852                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                866671350                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13672846                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38885826                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2613442081                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               624067977                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378134588                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4011420638                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        498994                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12357                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1466561884                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12357                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17572182477                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7393069231                       # The number of ROB writes
system.cpu0.timesIdled                         160167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2953                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.681508                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              528716348                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           564376430                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36668433                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604751162                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            589128                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         593454                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4326                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606560681                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2882                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36659144                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404106540                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105788621                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1497600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      578687366                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3063195865                       # Number of instructions committed
system.cpu1.commit.committedOps            3063694181                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  14048746001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.218076                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126656                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13303049755     94.69%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    265990687      1.89%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     68549433      0.49%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21339774      0.15%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22225142      0.16%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20217786      0.14%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    130806781      0.93%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    110778022      0.79%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105788621      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  14048746001                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018302207                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511084                       # Number of function calls committed.
system.cpu1.commit.int_insts               2538731415                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834411448                       # Number of loads committed
system.cpu1.commit.membars                     992270                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       992270      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1575553662     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398401791     13.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94192086      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31368363      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31368363      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467786270     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1058124      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367120761     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64396443      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3063694181                       # Class of committed instruction
system.cpu1.commit.refs                     900361598                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3063195865                       # Number of Instructions Simulated
system.cpu1.committedOps                   3063694181                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.618494                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.618494                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12845790483                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 9307                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447637776                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3964817318                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219428449                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                805579328                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38632842                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18455                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            234606038                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606560681                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112987556                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13988236907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               711044                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4618065904                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77284262                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042875                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117158102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         529305476                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.326426                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       14144037140                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.326545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11260198235     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2182608313     15.43%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                96998502      0.69%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449325702      3.18%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29019355      0.21%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1433763      0.01%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100346064      0.71%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24104014      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3192      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         14144037140                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1095115735                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974372685                       # number of floating regfile writes
system.cpu1.idleCycles                        3313410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38374636                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445273924                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.355833                       # Inst execution rate
system.cpu1.iew.exec_refs                  2722285485                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66932965                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5902170402                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            991618734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            575639                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33482981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75708330                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3632522702                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2655352520                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33592210                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5034098000                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              52599845                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3731745396                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38632842                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3833647030                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    191537380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          979695                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2261788                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    157207286                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9758180                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2261788                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9836588                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28538048                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2837795117                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3242848089                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812834                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2306656483                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.229219                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3248067948                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5289891604                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1762169660                       # number of integer regfile writes
system.cpu1.ipc                              0.216521                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216521                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           994561      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1730951327     34.16%     34.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402914191      7.95%     42.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102781368      2.03%     44.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32302507      0.64%     44.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32198200      0.64%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1611766133     31.80%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1062159      0.02%     77.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1055819481     20.83%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65444233      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5067690210                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1998767109                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3723683030                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039293081                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1405535879                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  619148878                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122176                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27153226      4.39%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3001      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               148459      0.02%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59426      0.01%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            159206122     25.71%     30.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               79560      0.01%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             316142807     51.06%     81.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  116      0.00%     81.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        116356154     18.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3687077418                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       21193476289                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2203555008                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2798075768                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3630816943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5067690210                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1705759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      568828521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18592881                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        208159                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    537202660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  14144037140                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.358292                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.105006                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12232859754     86.49%     86.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          717852489      5.08%     91.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335296415      2.37%     93.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          224144345      1.58%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          356936264      2.52%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          170138795      1.20%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           50528924      0.36%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           25041951      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           31238203      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    14144037140                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.358208                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         38822015                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24741592                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           991618734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75708330                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098409535                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586785003                       # number of misc regfile writes
system.cpu1.numCycles                     14147350550                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14320483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10271087039                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594149942                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             573894137                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               333880907                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2272219446                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             18886617                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5379444817                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3780983737                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3213713311                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                868702876                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12876469                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38632842                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2631294419                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               619563369                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1374169094                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4005275723                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        439057                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11319                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1461745652                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11317                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17585232769                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7380145977                       # The number of ROB writes
system.cpu1.timesIdled                          34920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        547676851                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            138331381                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           741670954                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           35620423                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35749765                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    874757385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1739770074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25384568                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      9075052                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496250369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    414394564                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992463443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      423469616                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          869794458                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12496643                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5487                       # Transaction distribution
system.membus.trans_dist::CleanEvict        852525302                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           557340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5478                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4385367                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4375497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     869794457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2613940029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2613940029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  56747013440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             56747013440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           425531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         874742642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               874742642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           874742642                       # Request fanout histogram
system.membus.respLayer1.occupancy       4504740504489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2044728301391                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1474                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14135329.715061                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15849245.853740                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          737    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42031000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7070471192500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10417738000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113952343                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113952343                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113952343                       # number of overall hits
system.cpu0.icache.overall_hits::total      113952343                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164585                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164585                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164585                       # number of overall misses
system.cpu0.icache.overall_misses::total       164585                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11077384498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11077384498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11077384498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11077384498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114116928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114116928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114116928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114116928                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67304.945761                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67304.945761                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67304.945761                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67304.945761                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6845                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.678161                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151218                       # number of writebacks
system.cpu0.icache.writebacks::total           151218                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13368                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13368                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13368                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13368                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151217                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151217                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151217                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151217                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10253227498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10253227498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10253227498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10253227498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001325                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001325                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001325                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001325                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67804.727630                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67804.727630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67804.727630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67804.727630                       # average overall mshr miss latency
system.cpu0.icache.replacements                151218                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113952343                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113952343                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164585                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164585                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11077384498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11077384498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114116928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114116928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67304.945761                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67304.945761                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13368                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13368                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151217                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151217                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10253227498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10253227498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67804.727630                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67804.727630                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114103837                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           754.405534                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        228385074                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       228385074                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    459070699                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       459070699                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    459070699                       # number of overall hits
system.cpu0.dcache.overall_hits::total      459070699                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    504340540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     504340540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    504340540                       # number of overall misses
system.cpu0.dcache.overall_misses::total    504340540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 43466600869999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 43466600869999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 43466600869999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 43466600869999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963411239                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963411239                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963411239                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963411239                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.523495                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.523495                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.523495                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.523495                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86185.022663                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86185.022663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86185.022663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86185.022663                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9848014340                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3345780                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        195371321                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          55002                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.406653                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.830152                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247809192                       # number of writebacks
system.cpu0.dcache.writebacks::total        247809192                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    256294096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    256294096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    256294096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    256294096                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248046444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248046444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248046444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248046444                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 24208999770401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24208999770401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 24208999770401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24208999770401                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257467                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257467                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257467                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257467                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97598.656848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97598.656848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97598.656848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97598.656848                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247808858                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    416739902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      416739902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    480794296                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    480794296                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 41521003583000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 41521003583000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897534198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897534198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.535684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.535684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86359.185058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86359.185058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    236966884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    236966884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243827412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243827412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23906512330500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23906512330500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98046.860828                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98046.860828                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     42330797                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      42330797                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23546244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23546244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1945597286999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1945597286999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65877041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65877041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.357427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.357427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82628.774551                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82628.774551                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19327212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19327212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4219032                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4219032                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 302487439901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 302487439901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71695.934020                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71695.934020                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1900                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1900                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     77335000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     77335000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.249967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.249967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40702.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40702.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       987000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       987000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2299                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2299                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10235500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10235500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6820                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6820                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.337097                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.337097                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4452.153110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4452.153110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7936500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7936500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337097                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337097                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3452.153110                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3452.153110                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5373                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5373                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       495009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       495009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  14121533000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  14121533000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989262                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989262                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28527.830807                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28527.830807                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       495009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       495009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13626524000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13626524000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989262                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989262                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27527.830807                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27527.830807                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981963                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          707781572                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248291872                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.850603                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981963                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2176143924                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2176143924                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36393646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            36415744                       # number of demand (read+write) hits
system.l2.demand_hits::total                 72861062                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42413                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36393646                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9259                       # number of overall hits
system.l2.overall_hits::.cpu1.data           36415744                       # number of overall hits
system.l2.overall_hits::total                72861062                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            108805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         211404566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         210579429                       # number of demand (read+write) misses
system.l2.demand_misses::total              422119877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           108805                       # number of overall misses
system.l2.overall_misses::.cpu0.data        211404566                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27077                       # number of overall misses
system.l2.overall_misses::.cpu1.data        210579429                       # number of overall misses
system.l2.overall_misses::total             422119877                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9550663750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 23298378947202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2382132998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 23267335018132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     46577646762082                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9550663750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 23298378947202                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2382132998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 23267335018132                       # number of overall miss cycles
system.l2.overall_miss_latency::total    46577646762082                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247798212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246995173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494980939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247798212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246995173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494980939                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.719524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.853132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.745184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.852800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.719524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.853132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.745184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.852800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87777.802031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110207.548437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87976.252835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110491.965567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110342.225751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87777.802031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110207.548437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87976.252835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110491.965567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110342.225751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           74295786                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3073273                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.174808                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 469670182                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12496608                       # number of writebacks
system.l2.writebacks::total                  12496608                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       16289203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       15649224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            31939524                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      16289203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      15649224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           31939524                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       108152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    195115363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    194930205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         390180353                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       108152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    195115363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    194930205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    494266864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        884447217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8419955261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20251667132251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2100104498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20256678002509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40518865194519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8419955261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20251667132251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2100104498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20256678002509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 45747957482293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 86266822676812                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.715206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.787396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.732965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.788273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.715206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.787396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.732965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.786831                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77852.977855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103793.298595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78853.471182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103917.594518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103846.502990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77852.977855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103793.298595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78853.471182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103917.594518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92557.201007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97537.559075                       # average overall mshr miss latency
system.l2.replacements                     1277425095                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17153459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17153459                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17153494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17153494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453235685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453235685                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5487                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5487                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453241172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453241172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5487                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5487                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    494266864                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      494266864                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 45747957482293                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 45747957482293                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92557.201007                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92557.201007                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           26541                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           26751                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                53292                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         73273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         73113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             146386                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    582878500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    589645999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1172524499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        99814                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        99864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199678                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.734095                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.732126                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7954.887885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8064.858493                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8009.813090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5736                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5820                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11556                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        67537                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        67293                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        134830                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1615077466                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1605894477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3220971943                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.676629                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.673846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.675237                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23913.965175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23864.212875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23889.134043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       108000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1129000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1237000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.670455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.737705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3483.870968                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19135.593220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13744.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       605000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1386000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1991000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.639344                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        28875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 25525.641026                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1543569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1571861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3115430                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2728053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2662755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5390808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 279842430234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 284371231188                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  564213661422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4271622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4234616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8506238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.638646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.628807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102579.543079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106795.867884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104662.169645                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       518844                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       505702                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1024546                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2209209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2157053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4366262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 220662080121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 225616324121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 446278404242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.517183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.509386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99882.845001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104594.705889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102210.633316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       108805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9550663750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2382132998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11932796748                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         187554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.719524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.745184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.724495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87777.802031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87976.252835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87817.347022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          653                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          444                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1097                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       108152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       134785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8419955261                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2100104498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10520059759                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.715206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.732965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.718646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77852.977855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78853.471182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78050.671506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34850077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     34843883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          69693960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    208676513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    207916674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       416593187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 23018536516968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22982963786944                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 46001500303912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243526590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242760557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486287147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.856894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110307.270263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110539.300888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110423.073971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     15770359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     15143522                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     30913881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    192906154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    192773152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    385679306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20031005052130                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20031061678388                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40062066730518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.792136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.794088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103838.082077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103910.017918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103874.037594                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1417488168                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1277425159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.109645                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.504002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.651985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.637913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.199098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.367250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.134967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.362486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9002106279                       # Number of tag accesses
system.l2.tags.data_accesses               9002106279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6921792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12503947840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1704512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12490746176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  30943556800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        55946877120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6921792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1704512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8626304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    799785152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       799785152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         108153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      195374185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      195167909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    483493075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           874169955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12496643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12496643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           977532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1765872613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           240720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1764008206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4370010193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7901109263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       977532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       240720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1218252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112949823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112949823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112949823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          977532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1765872613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          240720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1764008206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4370010193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8014059086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8412520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    108153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 193285726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 193097125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 482490122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002623908750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       525269                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       525269                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1136458849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7943683                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   874169954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12502130                       # Number of write requests accepted
system.mem_ctrls.readBursts                 874169954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12502130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5162195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4089610                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          45048675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          44449477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          88777088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          75188847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          80592313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          73251548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          59139953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          52178183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          48445262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          40956969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         41464112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         40879480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         47387589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         52886880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         41871864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         36489519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            507324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            463381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            554431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            541517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            550026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            507073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            507169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            617390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           613904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           510511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           506609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 38518471448144                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               4345038795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            54812366929394                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44324.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63074.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                664752637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7650973                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             874169954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12502130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9820780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19687112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                34123274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                53413868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                76054584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                93660066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                96328492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                89609488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                80791777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                70527366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               65350592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               76226740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               47079310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               22543387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               15373316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               10059478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                5650411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2229978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 357011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 120729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 238976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 272320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 278586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 282666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 290568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 294410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 297856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 301737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 307554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 305680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 306793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 308424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 309531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 311522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  27765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  28291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  28762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  94050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 168259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 213091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 231713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 236664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 236110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 234828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 233216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 231983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 230495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 229531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 227314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 225511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 223735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 222574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 233998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  45659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    205016651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.904072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.959939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.637915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21158928     10.32%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    104119667     50.79%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     32259170     15.73%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     15126795      7.38%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      9056009      4.42%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4818680      2.35%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3265265      1.59%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2500472      1.22%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     12711665      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    205016651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       525269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1654.405063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    533.809934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3562.379901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       413757     78.77%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        61572     11.72%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        19787      3.77%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        10980      2.09%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         6169      1.17%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3115      0.59%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1929      0.37%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1362      0.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          796      0.15%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          780      0.15%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          939      0.18%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          926      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          844      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          555      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          446      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          408      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          221      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          136      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           92      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           87      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           77      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          100      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           66      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           46      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           48      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        525269                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       525269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.204076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           521116     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1605      0.31%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1752      0.33%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              412      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              221      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        525269                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            55616496576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               330380480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               538400640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             55946877056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            800136320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7854.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7901.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7080888810000                       # Total gap between requests
system.mem_ctrls.avgGap                       7985.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6921792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12370286464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1704512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12358216000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  30879367808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    538400640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 977531.503168378957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1746996257.873303890228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 240720.058841487858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1745291604.104762554169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4360945089.110376358032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76035741.456261217594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       108153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    195374185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    195167909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    483493074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12502130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3936049162                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 12128644116429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    992017619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 12142309240946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 30536485505238                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 182745588870102                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36393.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62079.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37247.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62214.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63158.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14617156.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         638171050860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         339195942525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2501725159500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22329943740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     558959147760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3174288851700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45976000320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       7280646096405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1028.210747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91078530959                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 236446340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6753364059541                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         825647894400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         438842248020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3702990239760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21583358460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     558959147760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3196435945200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27325816320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8771784649920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1238.797097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39389184791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 236446340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6805053405709                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1934                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          968                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7452622.933884                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8504905.775287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          968    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57836500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            968                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7073674791500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7214139000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112947897                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112947897                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112947897                       # number of overall hits
system.cpu1.icache.overall_hits::total      112947897                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39659                       # number of overall misses
system.cpu1.icache.overall_misses::total        39659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2788825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2788825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2788825000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2788825000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112987556                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112987556                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112987556                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112987556                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000351                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000351                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70320.103886                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70320.103886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70320.103886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70320.103886                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36336                       # number of writebacks
system.cpu1.icache.writebacks::total            36336                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3323                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3323                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3323                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3323                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36336                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36336                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2541778000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2541778000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2541778000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2541778000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69952.058565                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69952.058565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69952.058565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69952.058565                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112947897                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112947897                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2788825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2788825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112987556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112987556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70320.103886                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70320.103886                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3323                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3323                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2541778000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2541778000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69952.058565                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69952.058565                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114047115                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36368                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3135.919352                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        226011448                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       226011448                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    457336281                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       457336281                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    457336281                       # number of overall hits
system.cpu1.dcache.overall_hits::total      457336281                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    504709109                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     504709109                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    504709109                       # number of overall misses
system.cpu1.dcache.overall_misses::total    504709109                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 43631542418508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 43631542418508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 43631542418508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 43631542418508                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    962045390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    962045390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    962045390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    962045390                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.524621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.524621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.524621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.524621                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86448.890342                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86448.890342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86448.890342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86448.890342                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9819196173                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3261215                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        194624481                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          54817                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.452010                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.492767                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246983559                       # number of writebacks
system.cpu1.dcache.writebacks::total        246983559                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    257475150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    257475150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    257475150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    257475150                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247233959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247233959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247233959                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247233959                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 24176154379695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 24176154379695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 24176154379695                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 24176154379695                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256988                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256988                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256988                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256988                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97786.543877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97786.543877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97786.543877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97786.543877                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246983264                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    415702703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      415702703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    480895576                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    480895576                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 41656830484500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 41656830484500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896598279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896598279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.536356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.536356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86623.442933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86623.442933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    237838025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    237838025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243057551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243057551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23869231580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23869231580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271089                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271089                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98204.032262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98204.032262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     41633578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      41633578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23813533                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23813533                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1974711934008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1974711934008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65447111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65447111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.363859                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.363859                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82923.937998                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82923.937998                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     19637125                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     19637125                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4176408                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4176408                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 306922799695                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 306922799695                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73489.658983                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73489.658983                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6582                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6582                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1547                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1547                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56106000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56106000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36267.614738                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36267.614738                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1282                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1282                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          265                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          265                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032599                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032599                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14641.509434                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14641.509434                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3216                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3216                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15699500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15699500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7271                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7271                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442305                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442305                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4881.685323                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4881.685323                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3216                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3216                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12483500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12483500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.442305                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.442305                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3881.685323                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3881.685323                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3643                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3643                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       491940                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       491940                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  14140169499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  14140169499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992649                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992649                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28743.687236                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28743.687236                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       491940                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       491940                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13648229499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13648229499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992649                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992649                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27743.687236                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27743.687236                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.975976                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          705231318                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247479388                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.849657                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.975976                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999249                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999249                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2172592106                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2172592106                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7080888930500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487066802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29650102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477825819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1264929338                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        729700630                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             338                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          609946                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5515                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         615461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8892581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8892581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        187554                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486879248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744308831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       109008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741863741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486735234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19355904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31718853248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4651008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31614617600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63357477760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2008521019                       # Total snoops (count)
system.tol2bus.snoopTraffic                 862424960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2504179246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.183188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2054519268     82.04%     82.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1              440584926     17.59%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9075052      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2504179246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991661717360                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373138255942                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227035580                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371921308702                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54730047                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           507165                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
