

================================================================
== Vivado HLS Report for 'MLP'
================================================================
* Date:           Thu Dec 17 22:11:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        project_mlp
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.201|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  546773|  546773|  546773|  546773|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  454720|  454720|      7105|          -|          -|    64|    no    |
        | + Loop 1.1  |    7056|    7056|         9|          -|          -|   784|    no    |
        |- Loop 2     |   80000|   80000|       625|          -|          -|   128|    no    |
        | + Loop 2.1  |     576|     576|         9|          -|          -|    64|    no    |
        |- Loop 3     |   12050|   12050|      1205|          -|          -|    10|    no    |
        | + Loop 3.1  |    1152|    1152|         9|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    768|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     34|    4633|   7681|    -|
|Memory           |      114|      -|      32|      5|    -|
|Multiplexer      |        -|      -|       -|   1031|    -|
|Register         |        -|      -|    1172|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      114|     34|    5837|   9485|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       26|      9|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Wrapped_MLP_dadd_hbi_U7  |Wrapped_MLP_dadd_hbi  |        0|      3|   445|   781|
    |Wrapped_MLP_ddiv_ibs_U8  |Wrapped_MLP_ddiv_ibs  |        0|      0|  2248|  3242|
    |Wrapped_MLP_dexp_jbC_U9  |Wrapped_MLP_dexp_jbC  |        0|     26|  1123|  2665|
    |Wrapped_MLP_fadd_bkb_U1  |Wrapped_MLP_fadd_bkb  |        0|      2|   227|   214|
    |Wrapped_MLP_fcmp_g8j_U6  |Wrapped_MLP_fcmp_g8j  |        0|      0|    66|    66|
    |Wrapped_MLP_fmul_cud_U2  |Wrapped_MLP_fmul_cud  |        0|      3|   128|   138|
    |Wrapped_MLP_fpextfYi_U5  |Wrapped_MLP_fpextfYi  |        0|      0|   100|   139|
    |Wrapped_MLP_fptrueOg_U4  |Wrapped_MLP_fptrueOg  |        0|      0|   128|    97|
    |Wrapped_MLP_sitofdEe_U3  |Wrapped_MLP_sitofdEe  |        0|      0|   168|   339|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     34|  4633|  7681|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |BiasesHidden1_U  |MLP_BiasesHidden1  |        1|   0|   0|     64|   32|     1|         2048|
    |BiasesHidden2_U  |MLP_BiasesHidden2  |        1|   0|   0|    128|   32|     1|         4096|
    |BiasesOut_U      |MLP_BiasesOut      |        0|  32|   5|     10|   32|     1|          320|
    |WeightHidden1_U  |MLP_WeightHidden1  |       91|   0|   0|  50176|   32|     1|      1605632|
    |WeightHidden2_U  |MLP_WeightHidden2  |       15|   0|   0|   8192|   32|     1|       262144|
    |WeightOut_U      |MLP_WeightOut      |        4|   0|   0|   1280|   32|     1|        40960|
    |hiddenlayer1_U   |MLP_hiddenlayer1   |        1|   0|   0|     64|   32|     1|         2048|
    |hiddenlayer2_U   |MLP_hiddenlayer2   |        1|   0|   0|    128|   32|     1|         4096|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |Total            |                   |      114|  32|   5|  60042|  256|     8|      1921344|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |i_3_fu_468_p2               |     +    |      0|  0|   15|           7|           1|
    |i_4_fu_531_p2               |     +    |      0|  0|   15|           8|           1|
    |i_5_fu_609_p2               |     +    |      0|  0|   12|           4|           1|
    |j_3_fu_484_p2               |     +    |      0|  0|   17|          10|           1|
    |j_4_fu_559_p2               |     +    |      0|  0|   15|           7|           1|
    |j_5_fu_759_p2               |     +    |      0|  0|   15|           8|           1|
    |next_mul_fu_456_p2          |     +    |      0|  0|   23|          16|          10|
    |sh_assign_fu_667_p2         |     +    |      0|  0|   16|           8|           9|
    |tmp_26_fu_499_p2            |     +    |      0|  0|   23|          16|          16|
    |tmp_38_fu_574_p2            |     +    |      0|  0|   22|          15|          15|
    |tmp_41_fu_774_p2            |     +    |      0|  0|   19|          12|          12|
    |tmp_i_i_i_fu_681_p2         |     -    |      0|  0|   15|           7|           8|
    |tmp_33_fu_871_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp_35_fu_877_p2            |    and   |      0|  0|    2|           1|           1|
    |exitcond1_fu_603_p2         |   icmp   |      0|  0|    9|           4|           4|
    |exitcond2_fu_553_p2         |   icmp   |      0|  0|   11|           7|           8|
    |exitcond3_fu_525_p2         |   icmp   |      0|  0|   13|           8|           9|
    |exitcond4_fu_478_p2         |   icmp   |      0|  0|   13|          10|           9|
    |exitcond5_fu_462_p2         |   icmp   |      0|  0|   11|           7|           8|
    |exitcond_fu_753_p2          |   icmp   |      0|  0|   13|           8|           9|
    |notlhs9_fu_853_p2           |   icmp   |      0|  0|   11|           8|           2|
    |notlhs_fu_835_p2            |   icmp   |      0|  0|   11|           8|           2|
    |notrhs1_fu_859_p2           |   icmp   |      0|  0|   20|          23|           1|
    |notrhs_fu_841_p2            |   icmp   |      0|  0|   20|          23|           1|
    |r_V_fu_711_p2               |   lshr   |      0|  0|   73|          25|          25|
    |tmp_31_fu_847_p2            |    or    |      0|  0|    2|           1|           1|
    |tmp_32_fu_865_p2            |    or    |      0|  0|    2|           1|           1|
    |aux_1_fu_883_p3             |  select  |      0|  0|   32|           1|          32|
    |posicion_mayor_1_fu_889_p3  |  select  |      0|  0|   32|           1|          32|
    |ush_fu_691_p3               |  select  |      0|  0|    9|           1|           9|
    |val_V_fu_745_p3             |  select  |      0|  0|    8|           1|           8|
    |r_V_1_fu_717_p2             |    shl   |      0|  0|  168|          55|          55|
    |tmp_13_neg_fu_514_p2        |    xor   |      0|  0|   33|          32|          33|
    |tmp_23_neg_fu_588_p2        |    xor   |      0|  0|   33|          32|          33|
    |tmp_31_neg_fu_788_p2        |    xor   |      0|  0|   33|          32|          33|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |Total                       |          |      0|  0|  768|         408|         393|
    +----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  773|        177|    1|        177|
    |ap_return              |    9|          2|    8|         16|
    |aux_reg_319            |    9|          2|   32|         64|
    |grp_fu_377_p0          |   21|          4|   32|        128|
    |grp_fu_377_p1          |   27|          5|   32|        160|
    |grp_fu_384_p0          |   21|          4|   32|        128|
    |grp_fu_384_p1          |   21|          4|   32|        128|
    |grp_fu_396_p0          |   21|          4|   32|        128|
    |hiddenlayer1_address0  |   15|          3|    6|         18|
    |hiddenlayer2_address0  |   15|          3|    7|         21|
    |i_1_reg_285            |    9|          2|    8|         16|
    |i_2_reg_331            |    9|          2|    4|          8|
    |i_reg_239              |    9|          2|    7|         14|
    |j_1_reg_308            |    9|          2|    7|         14|
    |j_2_reg_366            |    9|          2|    8|         16|
    |j_reg_274              |    9|          2|   10|         20|
    |phi_mul_reg_250        |    9|          2|   16|         32|
    |sumatorio_1_reg_262    |    9|          2|   32|         64|
    |sumatorio_3_reg_296    |    9|          2|   32|         64|
    |sumatorio_5_reg_354    |    9|          2|   32|         64|
    |x_assign_reg_342       |    9|          2|   32|         64|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1031|        230|  402|       1344|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |BiasesHidden1_load_reg_948   |   32|   0|   32|          0|
    |BiasesHidden2_load_reg_1005  |   32|   0|   32|          0|
    |BiasesOut_load_reg_1066      |   32|   0|   32|          0|
    |WeightHidden1_load_reg_938   |   32|   0|   32|          0|
    |WeightHidden2_load_reg_995   |   32|   0|   32|          0|
    |WeightOut_load_reg_1056      |   32|   0|   32|          0|
    |ap_CS_fsm                    |  176|   0|  176|          0|
    |ap_return_preg               |    8|   0|    8|          0|
    |aux_1_reg_1082               |   32|   0|   32|          0|
    |aux_2_reg_1071               |   32|   0|   32|          0|
    |aux_reg_319                  |   32|   0|   32|          0|
    |hiddenlayer1_load_reg_1000   |   32|   0|   32|          0|
    |hiddenlayer2_load_reg_1061   |   32|   0|   32|          0|
    |i_1_reg_285                  |    8|   0|    8|          0|
    |i_2_cast4_reg_1010           |    4|   0|   32|         28|
    |i_2_reg_331                  |    4|   0|    4|          0|
    |i_3_reg_904                  |    7|   0|    7|          0|
    |i_4_reg_956                  |    8|   0|    8|          0|
    |i_5_reg_1018                 |    4|   0|    4|          0|
    |i_reg_239                    |    7|   0|    7|          0|
    |j_1_reg_308                  |    7|   0|    7|          0|
    |j_2_reg_366                  |    8|   0|    8|          0|
    |j_3_reg_918                  |   10|   0|   10|          0|
    |j_4_reg_975                  |    7|   0|    7|          0|
    |j_5_reg_1036                 |    8|   0|    8|          0|
    |j_reg_274                    |   10|   0|   10|          0|
    |next_mul_reg_896             |   16|   0|   16|          0|
    |phi_mul_reg_250              |   16|   0|   16|          0|
    |pixels_load_reg_943          |   32|   0|   32|          0|
    |reg_420                      |   32|   0|   32|          0|
    |reg_432                      |   32|   0|   32|          0|
    |reg_436                      |   64|   0|   64|          0|
    |reg_441                      |   64|   0|   64|          0|
    |reg_446                      |   64|   0|   64|          0|
    |reg_451                      |   64|   0|   64|          0|
    |sumatorio_1_reg_262          |   32|   0|   32|          0|
    |sumatorio_3_reg_296          |   32|   0|   32|          0|
    |sumatorio_5_reg_354          |   32|   0|   32|          0|
    |tmp_2_reg_1023               |    4|   0|   64|         60|
    |tmp_35_reg_1076              |    1|   0|    1|          0|
    |tmp_36_cast_reg_967          |    8|   0|   15|          7|
    |tmp_42_cast_reg_1028         |    4|   0|   12|          8|
    |tmp_reg_909                  |    7|   0|   64|         57|
    |tmp_s_reg_961                |    8|   0|   64|         56|
    |x_assign_reg_342             |   32|   0|   32|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1172|   0| 1388|        216|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      MLP     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      MLP     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      MLP     | return value |
|ap_return        | out |    8| ap_ctrl_hs |      MLP     | return value |
|pixels_address0  | out |   10|  ap_memory |    pixels    |     array    |
|pixels_ce0       | out |    1|  ap_memory |    pixels    |     array    |
|pixels_q0        |  in |   32|  ap_memory |    pixels    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

