# verification-of-mux4-1-using-systemverilog
Built a test environment using SystemVerilog to verify mux4:1. Used Vivado to design and verify the module of systemverilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.
