Classic Timing Analyzer report for distance
Fri Dec 20 20:35:54 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.713 ns                                       ; ADDR[3]                                                                                                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.004 ns                                      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[3]                                                                                                          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.031 ns                                       ; ADDR[6]                                                                                                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg8  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg9  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg10 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg11 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg13 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg14 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg15 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.713 ns   ; ADDR[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.701 ns   ; ADDR[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 5.591 ns   ; ADDR[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.175 ns   ; ADDR[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 4.809 ns   ; ADDR[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 0.967 ns   ; ADDR[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 0.618 ns   ; ADDR[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 0.282 ns   ; ADDR[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[3]  ; clk        ;
; N/A   ; None         ; 14.004 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[3]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.921 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[5]  ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.436 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[11] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.203 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[13] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[12] ; clk        ;
; N/A   ; None         ; 12.029 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[12] ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[1]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.691 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[6]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.669 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[0]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.657 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[7]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[2]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[4]  ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[15] ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.577 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[8]  ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.565 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[14] ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.542 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[9]  ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; dis[10] ; clk        ;
; N/A   ; None         ; 11.415 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; dis[10] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.031 ns  ; ADDR[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -0.305 ns ; ADDR[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -0.654 ns ; ADDR[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -4.496 ns ; ADDR[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -4.862 ns ; ADDR[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -5.278 ns ; ADDR[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.388 ns ; ADDR[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -5.400 ns ; ADDR[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 20 20:35:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off distance -c distance --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 163.03 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 5.150 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[12]'
            Info: 3: + IC(1.261 ns) + CELL(0.128 ns) = 5.150 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12'
            Info: Total cell delay = 3.889 ns ( 75.51 % )
            Info: Total interconnect delay = 1.261 ns ( 24.49 % )
        Info: - Smallest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.781 ns) + CELL(0.834 ns) = 2.858 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_datain_reg12'
                Info: Total cell delay = 1.934 ns ( 67.67 % )
                Info: Total interconnect delay = 0.924 ns ( 32.33 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.935 ns ( 67.68 % )
                Info: Total interconnect delay = 0.924 ns ( 32.32 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "ADDR[3]", clock pin = "clk") is 5.713 ns
    Info: + Longest pin to memory delay is 8.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'ADDR[3]'
        Info: 2: + IC(7.395 ns) + CELL(0.176 ns) = 8.526 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.131 ns ( 13.27 % )
        Info: Total interconnect delay = 7.395 ns ( 86.73 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.935 ns ( 67.68 % )
        Info: Total interconnect delay = 0.924 ns ( 32.32 % )
Info: tco from clock "clk" to destination pin "dis[3]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0" is 14.004 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.935 ns ( 67.68 % )
        Info: Total interconnect delay = 0.924 ns ( 32.32 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 10.885 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|q_a[3]'
        Info: 3: + IC(3.888 ns) + CELL(3.236 ns) = 10.885 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'dis[3]'
        Info: Total cell delay = 6.997 ns ( 64.28 % )
        Info: Total interconnect delay = 3.888 ns ( 35.72 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6" (data pin = "ADDR[6]", clock pin = "clk") is 0.031 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.781 ns) + CELL(0.835 ns) = 2.859 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 1.935 ns ( 67.68 % )
        Info: Total interconnect delay = 0.924 ns ( 32.32 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 3.095 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'ADDR[6]'
        Info: 2: + IC(1.819 ns) + CELL(0.176 ns) = 3.095 ns; Loc. = M4K_X23_Y10; Fanout = 16; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1a1:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 1.276 ns ( 41.23 % )
        Info: Total interconnect delay = 1.819 ns ( 58.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Fri Dec 20 20:35:54 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


