// Seed: 1718513917
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wand id_6,
    input wor id_7
    , id_11,
    output wand id_8,
    input uwire id_9
);
  logic [-1 'b0 : 1] id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_9,
      id_5,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
