# RISC-V-Reference_SoC-VSD-IITGN-Week_2
This repository documents the labs of week 1 of the program - RISC-V Reference SoC - Design to Silicon Tapeout conducted by VSD and IIT Gandhi Nagar (sky130RTLDesignAndSynthesisWorkshop). It covers simulation and synthesis flow from RTL to Netlist generation, **Icarus Verilog**, **gtkwave** and **Yosys**, tailored for the Sky130 process node.
