
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= LIMMEXT.Out=>B_EX.In                                   Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F16)
	S19= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F18)
	S21= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F19)
	S22= FU.Bub_ID=>CU_ID.Bub                                   Premise(F20)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F23)
	S26= FU.Bub_IF=>CU_IF.Bub                                   Premise(F24)
	S27= FU.Halt_IF=>CU_IF.Halt                                 Premise(F25)
	S28= ICache.Hit=>CU_IF.ICacheHit                            Premise(F26)
	S29= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F27)
	S30= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F28)
	S31= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F29)
	S32= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F30)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S34= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F33)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F34)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F35)
	S38= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F36)
	S39= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F37)
	S40= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F38)
	S41= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F39)
	S42= ICache.Hit=>FU.ICacheHit                               Premise(F40)
	S43= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F41)
	S44= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F42)
	S45= IR_EX.Out=>FU.IR_EX                                    Premise(F43)
	S46= IR_ID.Out=>FU.IR_ID                                    Premise(F44)
	S47= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F45)
	S48= IR_MEM.Out=>FU.IR_MEM                                  Premise(F46)
	S49= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F47)
	S50= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F48)
	S51= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F49)
	S52= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F50)
	S53= ALU.Out=>FU.InEX                                       Premise(F51)
	S54= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F52)
	S55= GPR.Rdata1=>FU.InID1                                   Premise(F53)
	S56= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F54)
	S57= ALUOut_MEM.Out=>FU.InMEM                               Premise(F55)
	S58= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F56)
	S59= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F57)
	S60= IR_ID.Out25_21=>GPR.RReg1                              Premise(F58)
	S61= IR_WB.Out20_16=>GPR.WReg                               Premise(F59)
	S62= IMMU.Addr=>IAddrReg.In                                 Premise(F60)
	S63= PC.Out=>ICache.IEA                                     Premise(F61)
	S64= ICache.IEA=addr                                        Path(S4,S63)
	S65= ICache.Hit=ICacheHit(addr)                             ICache-Search(S64)
	S66= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S65,S28)
	S67= FU.ICacheHit=ICacheHit(addr)                           Path(S65,S42)
	S68= PC.Out=>ICache.IEA                                     Premise(F62)
	S69= IMem.MEM8WordOut=>ICache.WData                         Premise(F63)
	S70= ICache.Out=>ICacheReg.In                               Premise(F64)
	S71= PC.Out=>IMMU.IEA                                       Premise(F65)
	S72= IMMU.IEA=addr                                          Path(S4,S71)
	S73= CP0.ASID=>IMMU.PID                                     Premise(F66)
	S74= IMMU.PID=pid                                           Path(S3,S73)
	S75= IMMU.Addr={pid,addr}                                   IMMU-Search(S74,S72)
	S76= IAddrReg.In={pid,addr}                                 Path(S75,S62)
	S77= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S74,S72)
	S78= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S77,S29)
	S79= IAddrReg.Out=>IMem.RAddr                               Premise(F67)
	S80= ICacheReg.Out=>IRMux.CacheData                         Premise(F68)
	S81= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F69)
	S82= IMem.Out=>IRMux.MemData                                Premise(F70)
	S83= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F71)
	S84= IR_MEM.Out=>IR_DMMU1.In                                Premise(F72)
	S85= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F73)
	S86= IR_ID.Out=>IR_EX.In                                    Premise(F74)
	S87= ICache.Out=>IR_ID.In                                   Premise(F75)
	S88= IRMux.Out=>IR_ID.In                                    Premise(F76)
	S89= ICache.Out=>IR_IMMU.In                                 Premise(F77)
	S90= IR_EX.Out=>IR_MEM.In                                   Premise(F78)
	S91= IR_DMMU2.Out=>IR_WB.In                                 Premise(F79)
	S92= IR_MEM.Out=>IR_WB.In                                   Premise(F80)
	S93= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F81)
	S94= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F82)
	S95= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F83)
	S96= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F84)
	S97= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F85)
	S98= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F86)
	S99= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F87)
	S100= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F88)
	S101= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F89)
	S102= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F90)
	S103= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F91)
	S104= IR_EX.Out31_26=>CU_EX.Op                              Premise(F92)
	S105= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F93)
	S106= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F94)
	S107= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F95)
	S108= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S109= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F97)
	S110= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F98)
	S111= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F99)
	S112= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F100)
	S113= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F101)
	S114= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F102)
	S115= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F103)
	S116= IR_WB.Out31_26=>CU_WB.Op                              Premise(F104)
	S117= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F105)
	S118= CtrlA_EX=0                                            Premise(F106)
	S119= CtrlB_EX=0                                            Premise(F107)
	S120= CtrlALUOut_MEM=0                                      Premise(F108)
	S121= CtrlALUOut_DMMU1=0                                    Premise(F109)
	S122= CtrlALUOut_DMMU2=0                                    Premise(F110)
	S123= CtrlALUOut_WB=0                                       Premise(F111)
	S124= CtrlA_MEM=0                                           Premise(F112)
	S125= CtrlA_WB=0                                            Premise(F113)
	S126= CtrlB_MEM=0                                           Premise(F114)
	S127= CtrlB_WB=0                                            Premise(F115)
	S128= CtrlICache=0                                          Premise(F116)
	S129= CtrlIMMU=0                                            Premise(F117)
	S130= CtrlIR_DMMU1=0                                        Premise(F118)
	S131= CtrlIR_DMMU2=0                                        Premise(F119)
	S132= CtrlIR_EX=0                                           Premise(F120)
	S133= CtrlIR_ID=0                                           Premise(F121)
	S134= CtrlIR_IMMU=1                                         Premise(F122)
	S135= CtrlIR_MEM=0                                          Premise(F123)
	S136= CtrlIR_WB=0                                           Premise(F124)
	S137= CtrlGPR=0                                             Premise(F125)
	S138= CtrlIAddrReg=1                                        Premise(F126)
	S139= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S76,S138)
	S140= CtrlPC=0                                              Premise(F127)
	S141= CtrlPCInc=0                                           Premise(F128)
	S142= PC[Out]=addr                                          PC-Hold(S1,S140,S141)
	S143= CtrlIMem=0                                            Premise(F129)
	S144= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S143)
	S145= CtrlICacheReg=1                                       Premise(F130)
	S146= CtrlASIDIn=0                                          Premise(F131)
	S147= CtrlCP0=0                                             Premise(F132)
	S148= CP0[ASID]=pid                                         CP0-Hold(S0,S147)
	S149= CtrlEPCIn=0                                           Premise(F133)
	S150= CtrlExCodeIn=0                                        Premise(F134)
	S151= CtrlIRMux=0                                           Premise(F135)
	S152= GPR[rS]=a                                             Premise(F136)

IMMU	S153= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S139)
	S154= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S139)
	S155= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S139)
	S156= PC.Out=addr                                           PC-Out(S142)
	S157= CP0.ASID=pid                                          CP0-Read-ASID(S148)
	S158= A_EX.Out=>ALU.A                                       Premise(F137)
	S159= B_EX.Out=>ALU.B                                       Premise(F138)
	S160= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F139)
	S161= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F140)
	S162= ALU.Out=>ALUOut_MEM.In                                Premise(F141)
	S163= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F142)
	S164= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F143)
	S165= FU.OutID1=>A_EX.In                                    Premise(F144)
	S166= A_MEM.Out=>A_WB.In                                    Premise(F145)
	S167= LIMMEXT.Out=>B_EX.In                                  Premise(F146)
	S168= B_MEM.Out=>B_WB.In                                    Premise(F147)
	S169= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F148)
	S170= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F149)
	S171= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F150)
	S172= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F151)
	S173= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F152)
	S174= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F153)
	S175= FU.Bub_ID=>CU_ID.Bub                                  Premise(F154)
	S176= FU.Halt_ID=>CU_ID.Halt                                Premise(F155)
	S177= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F156)
	S178= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F157)
	S179= FU.Bub_IF=>CU_IF.Bub                                  Premise(F158)
	S180= FU.Halt_IF=>CU_IF.Halt                                Premise(F159)
	S181= ICache.Hit=>CU_IF.ICacheHit                           Premise(F160)
	S182= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F161)
	S183= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F162)
	S184= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F163)
	S185= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F164)
	S186= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F165)
	S187= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F166)
	S188= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F167)
	S189= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F168)
	S190= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F169)
	S191= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F170)
	S192= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F171)
	S193= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F172)
	S194= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F173)
	S195= ICache.Hit=>FU.ICacheHit                              Premise(F174)
	S196= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F175)
	S197= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F176)
	S198= IR_EX.Out=>FU.IR_EX                                   Premise(F177)
	S199= IR_ID.Out=>FU.IR_ID                                   Premise(F178)
	S200= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F179)
	S201= IR_MEM.Out=>FU.IR_MEM                                 Premise(F180)
	S202= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F181)
	S203= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F182)
	S204= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F183)
	S205= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F184)
	S206= ALU.Out=>FU.InEX                                      Premise(F185)
	S207= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F186)
	S208= GPR.Rdata1=>FU.InID1                                  Premise(F187)
	S209= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F188)
	S210= ALUOut_MEM.Out=>FU.InMEM                              Premise(F189)
	S211= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F190)
	S212= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F191)
	S213= IR_ID.Out25_21=>GPR.RReg1                             Premise(F192)
	S214= IR_WB.Out20_16=>GPR.WReg                              Premise(F193)
	S215= IMMU.Addr=>IAddrReg.In                                Premise(F194)
	S216= PC.Out=>ICache.IEA                                    Premise(F195)
	S217= ICache.IEA=addr                                       Path(S156,S216)
	S218= ICache.Hit=ICacheHit(addr)                            ICache-Search(S217)
	S219= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S218,S181)
	S220= FU.ICacheHit=ICacheHit(addr)                          Path(S218,S195)
	S221= PC.Out=>ICache.IEA                                    Premise(F196)
	S222= IMem.MEM8WordOut=>ICache.WData                        Premise(F197)
	S223= ICache.Out=>ICacheReg.In                              Premise(F198)
	S224= PC.Out=>IMMU.IEA                                      Premise(F199)
	S225= IMMU.IEA=addr                                         Path(S156,S224)
	S226= CP0.ASID=>IMMU.PID                                    Premise(F200)
	S227= IMMU.PID=pid                                          Path(S157,S226)
	S228= IMMU.Addr={pid,addr}                                  IMMU-Search(S227,S225)
	S229= IAddrReg.In={pid,addr}                                Path(S228,S215)
	S230= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S227,S225)
	S231= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S230,S182)
	S232= IAddrReg.Out=>IMem.RAddr                              Premise(F201)
	S233= IMem.RAddr={pid,addr}                                 Path(S153,S232)
	S234= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S233,S144)
	S235= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S233,S144)
	S236= ICache.WData=IMemGet8Word({pid,addr})                 Path(S235,S222)
	S237= ICacheReg.Out=>IRMux.CacheData                        Premise(F202)
	S238= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F203)
	S239= IMem.Out=>IRMux.MemData                               Premise(F204)
	S240= IRMux.MemData={12,rS,rD,UIMM}                         Path(S234,S239)
	S241= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S240)
	S242= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F205)
	S243= IR_MEM.Out=>IR_DMMU1.In                               Premise(F206)
	S244= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F207)
	S245= IR_ID.Out=>IR_EX.In                                   Premise(F208)
	S246= ICache.Out=>IR_ID.In                                  Premise(F209)
	S247= IRMux.Out=>IR_ID.In                                   Premise(F210)
	S248= IR_ID.In={12,rS,rD,UIMM}                              Path(S241,S247)
	S249= ICache.Out=>IR_IMMU.In                                Premise(F211)
	S250= IR_EX.Out=>IR_MEM.In                                  Premise(F212)
	S251= IR_DMMU2.Out=>IR_WB.In                                Premise(F213)
	S252= IR_MEM.Out=>IR_WB.In                                  Premise(F214)
	S253= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F215)
	S254= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F216)
	S255= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F217)
	S256= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F218)
	S257= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F219)
	S258= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F220)
	S259= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F221)
	S260= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F222)
	S261= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F223)
	S262= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F224)
	S263= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F225)
	S264= IR_EX.Out31_26=>CU_EX.Op                              Premise(F226)
	S265= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F227)
	S266= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F228)
	S267= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F229)
	S268= IR_ID.Out31_26=>CU_ID.Op                              Premise(F230)
	S269= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F231)
	S270= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F232)
	S271= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F233)
	S272= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F234)
	S273= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F235)
	S274= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F236)
	S275= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F237)
	S276= IR_WB.Out31_26=>CU_WB.Op                              Premise(F238)
	S277= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F239)
	S278= CtrlA_EX=0                                            Premise(F240)
	S279= CtrlB_EX=0                                            Premise(F241)
	S280= CtrlALUOut_MEM=0                                      Premise(F242)
	S281= CtrlALUOut_DMMU1=0                                    Premise(F243)
	S282= CtrlALUOut_DMMU2=0                                    Premise(F244)
	S283= CtrlALUOut_WB=0                                       Premise(F245)
	S284= CtrlA_MEM=0                                           Premise(F246)
	S285= CtrlA_WB=0                                            Premise(F247)
	S286= CtrlB_MEM=0                                           Premise(F248)
	S287= CtrlB_WB=0                                            Premise(F249)
	S288= CtrlICache=1                                          Premise(F250)
	S289= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S217,S236,S288)
	S290= CtrlIMMU=0                                            Premise(F251)
	S291= CtrlIR_DMMU1=0                                        Premise(F252)
	S292= CtrlIR_DMMU2=0                                        Premise(F253)
	S293= CtrlIR_EX=0                                           Premise(F254)
	S294= CtrlIR_ID=1                                           Premise(F255)
	S295= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S248,S294)
	S296= CtrlIR_IMMU=0                                         Premise(F256)
	S297= CtrlIR_MEM=0                                          Premise(F257)
	S298= CtrlIR_WB=0                                           Premise(F258)
	S299= CtrlGPR=0                                             Premise(F259)
	S300= GPR[rS]=a                                             GPR-Hold(S152,S299)
	S301= CtrlIAddrReg=0                                        Premise(F260)
	S302= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S139,S301)
	S303= CtrlPC=0                                              Premise(F261)
	S304= CtrlPCInc=1                                           Premise(F262)
	S305= PC[Out]=addr+4                                        PC-Inc(S142,S303,S304)
	S306= PC[CIA]=addr                                          PC-Inc(S142,S303,S304)
	S307= CtrlIMem=0                                            Premise(F263)
	S308= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S144,S307)
	S309= CtrlICacheReg=0                                       Premise(F264)
	S310= CtrlASIDIn=0                                          Premise(F265)
	S311= CtrlCP0=0                                             Premise(F266)
	S312= CP0[ASID]=pid                                         CP0-Hold(S148,S311)
	S313= CtrlEPCIn=0                                           Premise(F267)
	S314= CtrlExCodeIn=0                                        Premise(F268)
	S315= CtrlIRMux=0                                           Premise(F269)

ID	S316= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S295)
	S317= IR_ID.Out31_26=12                                     IR-Out(S295)
	S318= IR_ID.Out25_21=rS                                     IR-Out(S295)
	S319= IR_ID.Out20_16=rD                                     IR-Out(S295)
	S320= IR_ID.Out15_0=UIMM                                    IR-Out(S295)
	S321= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S302)
	S322= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S302)
	S323= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S302)
	S324= PC.Out=addr+4                                         PC-Out(S305)
	S325= PC.CIA=addr                                           PC-Out(S306)
	S326= PC.CIA31_28=addr[31:28]                               PC-Out(S306)
	S327= CP0.ASID=pid                                          CP0-Read-ASID(S312)
	S328= A_EX.Out=>ALU.A                                       Premise(F270)
	S329= B_EX.Out=>ALU.B                                       Premise(F271)
	S330= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F272)
	S331= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F273)
	S332= ALU.Out=>ALUOut_MEM.In                                Premise(F274)
	S333= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F275)
	S334= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F276)
	S335= FU.OutID1=>A_EX.In                                    Premise(F277)
	S336= A_MEM.Out=>A_WB.In                                    Premise(F278)
	S337= LIMMEXT.Out=>B_EX.In                                  Premise(F279)
	S338= B_MEM.Out=>B_WB.In                                    Premise(F280)
	S339= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F281)
	S340= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F282)
	S341= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F283)
	S342= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F284)
	S343= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F285)
	S344= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F286)
	S345= FU.Bub_ID=>CU_ID.Bub                                  Premise(F287)
	S346= FU.Halt_ID=>CU_ID.Halt                                Premise(F288)
	S347= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F289)
	S348= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F290)
	S349= FU.Bub_IF=>CU_IF.Bub                                  Premise(F291)
	S350= FU.Halt_IF=>CU_IF.Halt                                Premise(F292)
	S351= ICache.Hit=>CU_IF.ICacheHit                           Premise(F293)
	S352= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F294)
	S353= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F295)
	S354= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F296)
	S355= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F297)
	S356= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F298)
	S357= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F299)
	S358= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F300)
	S359= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F301)
	S360= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F302)
	S361= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F303)
	S362= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F304)
	S363= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F305)
	S364= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F306)
	S365= ICache.Hit=>FU.ICacheHit                              Premise(F307)
	S366= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F308)
	S367= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F309)
	S368= IR_EX.Out=>FU.IR_EX                                   Premise(F310)
	S369= IR_ID.Out=>FU.IR_ID                                   Premise(F311)
	S370= FU.IR_ID={12,rS,rD,UIMM}                              Path(S316,S369)
	S371= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F312)
	S372= IR_MEM.Out=>FU.IR_MEM                                 Premise(F313)
	S373= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F314)
	S374= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F315)
	S375= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F316)
	S376= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F317)
	S377= ALU.Out=>FU.InEX                                      Premise(F318)
	S378= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F319)
	S379= GPR.Rdata1=>FU.InID1                                  Premise(F320)
	S380= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F321)
	S381= FU.InID1_RReg=rS                                      Path(S318,S380)
	S382= FU.InID2_RReg=5'b00000                                Premise(F322)
	S383= ALUOut_MEM.Out=>FU.InMEM                              Premise(F323)
	S384= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F324)
	S385= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F325)
	S386= IR_ID.Out25_21=>GPR.RReg1                             Premise(F326)
	S387= GPR.RReg1=rS                                          Path(S318,S386)
	S388= GPR.Rdata1=a                                          GPR-Read(S387,S300)
	S389= FU.InID1=a                                            Path(S388,S379)
	S390= FU.OutID1=FU(a)                                       FU-Forward(S389)
	S391= A_EX.In=FU(a)                                         Path(S390,S335)
	S392= IR_WB.Out20_16=>GPR.WReg                              Premise(F327)
	S393= IMMU.Addr=>IAddrReg.In                                Premise(F328)
	S394= PC.Out=>ICache.IEA                                    Premise(F329)
	S395= ICache.IEA=addr+4                                     Path(S324,S394)
	S396= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S395)
	S397= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S396,S351)
	S398= FU.ICacheHit=ICacheHit(addr+4)                        Path(S396,S365)
	S399= PC.Out=>ICache.IEA                                    Premise(F330)
	S400= IMem.MEM8WordOut=>ICache.WData                        Premise(F331)
	S401= ICache.Out=>ICacheReg.In                              Premise(F332)
	S402= PC.Out=>IMMU.IEA                                      Premise(F333)
	S403= IMMU.IEA=addr+4                                       Path(S324,S402)
	S404= CP0.ASID=>IMMU.PID                                    Premise(F334)
	S405= IMMU.PID=pid                                          Path(S327,S404)
	S406= IMMU.Addr={pid,addr+4}                                IMMU-Search(S405,S403)
	S407= IAddrReg.In={pid,addr+4}                              Path(S406,S393)
	S408= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S405,S403)
	S409= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S408,S352)
	S410= IAddrReg.Out=>IMem.RAddr                              Premise(F335)
	S411= IMem.RAddr={pid,addr}                                 Path(S321,S410)
	S412= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S411,S308)
	S413= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S411,S308)
	S414= ICache.WData=IMemGet8Word({pid,addr})                 Path(S413,S400)
	S415= ICacheReg.Out=>IRMux.CacheData                        Premise(F336)
	S416= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F337)
	S417= IMem.Out=>IRMux.MemData                               Premise(F338)
	S418= IRMux.MemData={12,rS,rD,UIMM}                         Path(S412,S417)
	S419= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S418)
	S420= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F339)
	S421= IR_MEM.Out=>IR_DMMU1.In                               Premise(F340)
	S422= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F341)
	S423= IR_ID.Out=>IR_EX.In                                   Premise(F342)
	S424= IR_EX.In={12,rS,rD,UIMM}                              Path(S316,S423)
	S425= ICache.Out=>IR_ID.In                                  Premise(F343)
	S426= IRMux.Out=>IR_ID.In                                   Premise(F344)
	S427= IR_ID.In={12,rS,rD,UIMM}                              Path(S419,S426)
	S428= ICache.Out=>IR_IMMU.In                                Premise(F345)
	S429= IR_EX.Out=>IR_MEM.In                                  Premise(F346)
	S430= IR_DMMU2.Out=>IR_WB.In                                Premise(F347)
	S431= IR_MEM.Out=>IR_WB.In                                  Premise(F348)
	S432= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F349)
	S433= LIMMEXT.In=UIMM                                       Path(S320,S432)
	S434= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S433)
	S435= B_EX.In={16{0},UIMM}                                  Path(S434,S337)
	S436= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F350)
	S437= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F351)
	S438= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F352)
	S439= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F353)
	S440= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F354)
	S441= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F355)
	S442= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F356)
	S443= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F357)
	S444= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F358)
	S445= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F359)
	S446= IR_EX.Out31_26=>CU_EX.Op                              Premise(F360)
	S447= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F361)
	S448= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F362)
	S449= CU_ID.IRFunc1=rD                                      Path(S319,S448)
	S450= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F363)
	S451= CU_ID.IRFunc2=rS                                      Path(S318,S450)
	S452= IR_ID.Out31_26=>CU_ID.Op                              Premise(F364)
	S453= CU_ID.Op=12                                           Path(S317,S452)
	S454= CU_ID.Func=alu_add                                    CU_ID(S453)
	S455= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F365)
	S456= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F366)
	S457= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F367)
	S458= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F368)
	S459= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F369)
	S460= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F370)
	S461= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F371)
	S462= IR_WB.Out31_26=>CU_WB.Op                              Premise(F372)
	S463= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F373)
	S464= CtrlA_EX=1                                            Premise(F374)
	S465= [A_EX]=FU(a)                                          A_EX-Write(S391,S464)
	S466= CtrlB_EX=1                                            Premise(F375)
	S467= [B_EX]={16{0},UIMM}                                   B_EX-Write(S435,S466)
	S468= CtrlALUOut_MEM=0                                      Premise(F376)
	S469= CtrlALUOut_DMMU1=0                                    Premise(F377)
	S470= CtrlALUOut_DMMU2=0                                    Premise(F378)
	S471= CtrlALUOut_WB=0                                       Premise(F379)
	S472= CtrlA_MEM=0                                           Premise(F380)
	S473= CtrlA_WB=0                                            Premise(F381)
	S474= CtrlB_MEM=0                                           Premise(F382)
	S475= CtrlB_WB=0                                            Premise(F383)
	S476= CtrlICache=0                                          Premise(F384)
	S477= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S289,S476)
	S478= CtrlIMMU=0                                            Premise(F385)
	S479= CtrlIR_DMMU1=0                                        Premise(F386)
	S480= CtrlIR_DMMU2=0                                        Premise(F387)
	S481= CtrlIR_EX=1                                           Premise(F388)
	S482= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S424,S481)
	S483= CtrlIR_ID=0                                           Premise(F389)
	S484= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S295,S483)
	S485= CtrlIR_IMMU=0                                         Premise(F390)
	S486= CtrlIR_MEM=0                                          Premise(F391)
	S487= CtrlIR_WB=0                                           Premise(F392)
	S488= CtrlGPR=0                                             Premise(F393)
	S489= GPR[rS]=a                                             GPR-Hold(S300,S488)
	S490= CtrlIAddrReg=0                                        Premise(F394)
	S491= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S302,S490)
	S492= CtrlPC=0                                              Premise(F395)
	S493= CtrlPCInc=0                                           Premise(F396)
	S494= PC[CIA]=addr                                          PC-Hold(S306,S493)
	S495= PC[Out]=addr+4                                        PC-Hold(S305,S492,S493)
	S496= CtrlIMem=0                                            Premise(F397)
	S497= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S308,S496)
	S498= CtrlICacheReg=0                                       Premise(F398)
	S499= CtrlASIDIn=0                                          Premise(F399)
	S500= CtrlCP0=0                                             Premise(F400)
	S501= CP0[ASID]=pid                                         CP0-Hold(S312,S500)
	S502= CtrlEPCIn=0                                           Premise(F401)
	S503= CtrlExCodeIn=0                                        Premise(F402)
	S504= CtrlIRMux=0                                           Premise(F403)

EX	S505= A_EX.Out=FU(a)                                        A_EX-Out(S465)
	S506= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S465)
	S507= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S465)
	S508= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S467)
	S509= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S467)
	S510= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S467)
	S511= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S482)
	S512= IR_EX.Out31_26=12                                     IR_EX-Out(S482)
	S513= IR_EX.Out25_21=rS                                     IR_EX-Out(S482)
	S514= IR_EX.Out20_16=rD                                     IR_EX-Out(S482)
	S515= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S482)
	S516= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S484)
	S517= IR_ID.Out31_26=12                                     IR-Out(S484)
	S518= IR_ID.Out25_21=rS                                     IR-Out(S484)
	S519= IR_ID.Out20_16=rD                                     IR-Out(S484)
	S520= IR_ID.Out15_0=UIMM                                    IR-Out(S484)
	S521= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S491)
	S522= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S491)
	S523= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S491)
	S524= PC.CIA=addr                                           PC-Out(S494)
	S525= PC.CIA31_28=addr[31:28]                               PC-Out(S494)
	S526= PC.Out=addr+4                                         PC-Out(S495)
	S527= CP0.ASID=pid                                          CP0-Read-ASID(S501)
	S528= A_EX.Out=>ALU.A                                       Premise(F404)
	S529= ALU.A=FU(a)                                           Path(S505,S528)
	S530= B_EX.Out=>ALU.B                                       Premise(F405)
	S531= ALU.B={16{0},UIMM}                                    Path(S508,S530)
	S532= ALU.Func=6'b000000                                    Premise(F406)
	S533= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S529,S531)
	S534= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S529,S531)
	S535= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S529,S531)
	S536= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S529,S531)
	S537= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S529,S531)
	S538= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F407)
	S539= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F408)
	S540= ALU.Out=>ALUOut_MEM.In                                Premise(F409)
	S541= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S533,S540)
	S542= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F410)
	S543= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F411)
	S544= FU.OutID1=>A_EX.In                                    Premise(F412)
	S545= A_MEM.Out=>A_WB.In                                    Premise(F413)
	S546= LIMMEXT.Out=>B_EX.In                                  Premise(F414)
	S547= B_MEM.Out=>B_WB.In                                    Premise(F415)
	S548= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F416)
	S549= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F417)
	S550= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F418)
	S551= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F419)
	S552= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F420)
	S553= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F421)
	S554= FU.Bub_ID=>CU_ID.Bub                                  Premise(F422)
	S555= FU.Halt_ID=>CU_ID.Halt                                Premise(F423)
	S556= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F424)
	S557= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F425)
	S558= FU.Bub_IF=>CU_IF.Bub                                  Premise(F426)
	S559= FU.Halt_IF=>CU_IF.Halt                                Premise(F427)
	S560= ICache.Hit=>CU_IF.ICacheHit                           Premise(F428)
	S561= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F429)
	S562= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F430)
	S563= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F431)
	S564= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F432)
	S565= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F433)
	S566= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F434)
	S567= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F435)
	S568= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F436)
	S569= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F437)
	S570= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F438)
	S571= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F439)
	S572= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F440)
	S573= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F441)
	S574= ICache.Hit=>FU.ICacheHit                              Premise(F442)
	S575= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F443)
	S576= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F444)
	S577= IR_EX.Out=>FU.IR_EX                                   Premise(F445)
	S578= FU.IR_EX={12,rS,rD,UIMM}                              Path(S511,S577)
	S579= IR_ID.Out=>FU.IR_ID                                   Premise(F446)
	S580= FU.IR_ID={12,rS,rD,UIMM}                              Path(S516,S579)
	S581= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F447)
	S582= IR_MEM.Out=>FU.IR_MEM                                 Premise(F448)
	S583= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F449)
	S584= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F450)
	S585= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F451)
	S586= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F452)
	S587= ALU.Out=>FU.InEX                                      Premise(F453)
	S588= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S533,S587)
	S589= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F454)
	S590= FU.InEX_WReg=rD                                       Path(S514,S589)
	S591= GPR.Rdata1=>FU.InID1                                  Premise(F455)
	S592= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F456)
	S593= FU.InID1_RReg=rS                                      Path(S518,S592)
	S594= ALUOut_MEM.Out=>FU.InMEM                              Premise(F457)
	S595= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F458)
	S596= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F459)
	S597= IR_ID.Out25_21=>GPR.RReg1                             Premise(F460)
	S598= GPR.RReg1=rS                                          Path(S518,S597)
	S599= GPR.Rdata1=a                                          GPR-Read(S598,S489)
	S600= FU.InID1=a                                            Path(S599,S591)
	S601= FU.OutID1=FU(a)                                       FU-Forward(S600)
	S602= A_EX.In=FU(a)                                         Path(S601,S544)
	S603= IR_WB.Out20_16=>GPR.WReg                              Premise(F461)
	S604= IMMU.Addr=>IAddrReg.In                                Premise(F462)
	S605= PC.Out=>ICache.IEA                                    Premise(F463)
	S606= ICache.IEA=addr+4                                     Path(S526,S605)
	S607= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S606)
	S608= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S607,S560)
	S609= FU.ICacheHit=ICacheHit(addr+4)                        Path(S607,S574)
	S610= PC.Out=>ICache.IEA                                    Premise(F464)
	S611= IMem.MEM8WordOut=>ICache.WData                        Premise(F465)
	S612= ICache.Out=>ICacheReg.In                              Premise(F466)
	S613= PC.Out=>IMMU.IEA                                      Premise(F467)
	S614= IMMU.IEA=addr+4                                       Path(S526,S613)
	S615= CP0.ASID=>IMMU.PID                                    Premise(F468)
	S616= IMMU.PID=pid                                          Path(S527,S615)
	S617= IMMU.Addr={pid,addr+4}                                IMMU-Search(S616,S614)
	S618= IAddrReg.In={pid,addr+4}                              Path(S617,S604)
	S619= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S616,S614)
	S620= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S619,S561)
	S621= IAddrReg.Out=>IMem.RAddr                              Premise(F469)
	S622= IMem.RAddr={pid,addr}                                 Path(S521,S621)
	S623= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S622,S497)
	S624= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S622,S497)
	S625= ICache.WData=IMemGet8Word({pid,addr})                 Path(S624,S611)
	S626= ICacheReg.Out=>IRMux.CacheData                        Premise(F470)
	S627= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F471)
	S628= IMem.Out=>IRMux.MemData                               Premise(F472)
	S629= IRMux.MemData={12,rS,rD,UIMM}                         Path(S623,S628)
	S630= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S629)
	S631= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F473)
	S632= IR_MEM.Out=>IR_DMMU1.In                               Premise(F474)
	S633= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F475)
	S634= IR_ID.Out=>IR_EX.In                                   Premise(F476)
	S635= IR_EX.In={12,rS,rD,UIMM}                              Path(S516,S634)
	S636= ICache.Out=>IR_ID.In                                  Premise(F477)
	S637= IRMux.Out=>IR_ID.In                                   Premise(F478)
	S638= IR_ID.In={12,rS,rD,UIMM}                              Path(S630,S637)
	S639= ICache.Out=>IR_IMMU.In                                Premise(F479)
	S640= IR_EX.Out=>IR_MEM.In                                  Premise(F480)
	S641= IR_MEM.In={12,rS,rD,UIMM}                             Path(S511,S640)
	S642= IR_DMMU2.Out=>IR_WB.In                                Premise(F481)
	S643= IR_MEM.Out=>IR_WB.In                                  Premise(F482)
	S644= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F483)
	S645= LIMMEXT.In=UIMM                                       Path(S520,S644)
	S646= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S645)
	S647= B_EX.In={16{0},UIMM}                                  Path(S646,S546)
	S648= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F484)
	S649= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F485)
	S650= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F486)
	S651= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F487)
	S652= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F488)
	S653= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F489)
	S654= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F490)
	S655= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F491)
	S656= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F492)
	S657= CU_EX.IRFunc1=rD                                      Path(S514,S656)
	S658= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F493)
	S659= CU_EX.IRFunc2=rS                                      Path(S513,S658)
	S660= IR_EX.Out31_26=>CU_EX.Op                              Premise(F494)
	S661= CU_EX.Op=12                                           Path(S512,S660)
	S662= CU_EX.Func=alu_add                                    CU_EX(S661)
	S663= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F495)
	S664= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F496)
	S665= CU_ID.IRFunc1=rD                                      Path(S519,S664)
	S666= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F497)
	S667= CU_ID.IRFunc2=rS                                      Path(S518,S666)
	S668= IR_ID.Out31_26=>CU_ID.Op                              Premise(F498)
	S669= CU_ID.Op=12                                           Path(S517,S668)
	S670= CU_ID.Func=alu_add                                    CU_ID(S669)
	S671= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F499)
	S672= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F500)
	S673= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F501)
	S674= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F502)
	S675= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F503)
	S676= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F504)
	S677= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F505)
	S678= IR_WB.Out31_26=>CU_WB.Op                              Premise(F506)
	S679= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F507)
	S680= CtrlA_EX=0                                            Premise(F508)
	S681= [A_EX]=FU(a)                                          A_EX-Hold(S465,S680)
	S682= CtrlB_EX=0                                            Premise(F509)
	S683= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S467,S682)
	S684= CtrlALUOut_MEM=1                                      Premise(F510)
	S685= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S541,S684)
	S686= CtrlALUOut_DMMU1=0                                    Premise(F511)
	S687= CtrlALUOut_DMMU2=0                                    Premise(F512)
	S688= CtrlALUOut_WB=0                                       Premise(F513)
	S689= CtrlA_MEM=0                                           Premise(F514)
	S690= CtrlA_WB=0                                            Premise(F515)
	S691= CtrlB_MEM=0                                           Premise(F516)
	S692= CtrlB_WB=0                                            Premise(F517)
	S693= CtrlICache=0                                          Premise(F518)
	S694= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S477,S693)
	S695= CtrlIMMU=0                                            Premise(F519)
	S696= CtrlIR_DMMU1=0                                        Premise(F520)
	S697= CtrlIR_DMMU2=0                                        Premise(F521)
	S698= CtrlIR_EX=0                                           Premise(F522)
	S699= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S482,S698)
	S700= CtrlIR_ID=0                                           Premise(F523)
	S701= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S484,S700)
	S702= CtrlIR_IMMU=0                                         Premise(F524)
	S703= CtrlIR_MEM=1                                          Premise(F525)
	S704= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S641,S703)
	S705= CtrlIR_WB=0                                           Premise(F526)
	S706= CtrlGPR=0                                             Premise(F527)
	S707= GPR[rS]=a                                             GPR-Hold(S489,S706)
	S708= CtrlIAddrReg=0                                        Premise(F528)
	S709= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S491,S708)
	S710= CtrlPC=0                                              Premise(F529)
	S711= CtrlPCInc=0                                           Premise(F530)
	S712= PC[CIA]=addr                                          PC-Hold(S494,S711)
	S713= PC[Out]=addr+4                                        PC-Hold(S495,S710,S711)
	S714= CtrlIMem=0                                            Premise(F531)
	S715= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S497,S714)
	S716= CtrlICacheReg=0                                       Premise(F532)
	S717= CtrlASIDIn=0                                          Premise(F533)
	S718= CtrlCP0=0                                             Premise(F534)
	S719= CP0[ASID]=pid                                         CP0-Hold(S501,S718)
	S720= CtrlEPCIn=0                                           Premise(F535)
	S721= CtrlExCodeIn=0                                        Premise(F536)
	S722= CtrlIRMux=0                                           Premise(F537)

MEM	S723= A_EX.Out=FU(a)                                        A_EX-Out(S681)
	S724= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S681)
	S725= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S681)
	S726= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S683)
	S727= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S683)
	S728= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S683)
	S729= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S685)
	S730= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S685)
	S731= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S685)
	S732= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S699)
	S733= IR_EX.Out31_26=12                                     IR_EX-Out(S699)
	S734= IR_EX.Out25_21=rS                                     IR_EX-Out(S699)
	S735= IR_EX.Out20_16=rD                                     IR_EX-Out(S699)
	S736= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S699)
	S737= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S701)
	S738= IR_ID.Out31_26=12                                     IR-Out(S701)
	S739= IR_ID.Out25_21=rS                                     IR-Out(S701)
	S740= IR_ID.Out20_16=rD                                     IR-Out(S701)
	S741= IR_ID.Out15_0=UIMM                                    IR-Out(S701)
	S742= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S704)
	S743= IR_MEM.Out31_26=12                                    IR_MEM-Out(S704)
	S744= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S704)
	S745= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S704)
	S746= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S704)
	S747= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S709)
	S748= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S709)
	S749= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S709)
	S750= PC.CIA=addr                                           PC-Out(S712)
	S751= PC.CIA31_28=addr[31:28]                               PC-Out(S712)
	S752= PC.Out=addr+4                                         PC-Out(S713)
	S753= CP0.ASID=pid                                          CP0-Read-ASID(S719)
	S754= A_EX.Out=>ALU.A                                       Premise(F538)
	S755= ALU.A=FU(a)                                           Path(S723,S754)
	S756= B_EX.Out=>ALU.B                                       Premise(F539)
	S757= ALU.B={16{0},UIMM}                                    Path(S726,S756)
	S758= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F540)
	S759= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S729,S758)
	S760= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F541)
	S761= ALU.Out=>ALUOut_MEM.In                                Premise(F542)
	S762= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F543)
	S763= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F544)
	S764= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S729,S763)
	S765= FU.OutID1=>A_EX.In                                    Premise(F545)
	S766= A_MEM.Out=>A_WB.In                                    Premise(F546)
	S767= LIMMEXT.Out=>B_EX.In                                  Premise(F547)
	S768= B_MEM.Out=>B_WB.In                                    Premise(F548)
	S769= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F549)
	S770= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F550)
	S771= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F551)
	S772= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F552)
	S773= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F553)
	S774= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F554)
	S775= FU.Bub_ID=>CU_ID.Bub                                  Premise(F555)
	S776= FU.Halt_ID=>CU_ID.Halt                                Premise(F556)
	S777= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F557)
	S778= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F558)
	S779= FU.Bub_IF=>CU_IF.Bub                                  Premise(F559)
	S780= FU.Halt_IF=>CU_IF.Halt                                Premise(F560)
	S781= ICache.Hit=>CU_IF.ICacheHit                           Premise(F561)
	S782= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F562)
	S783= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F563)
	S784= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F564)
	S785= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F565)
	S786= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F566)
	S787= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F567)
	S788= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F568)
	S789= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F569)
	S790= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F570)
	S791= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F571)
	S792= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F572)
	S793= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F573)
	S794= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F574)
	S795= ICache.Hit=>FU.ICacheHit                              Premise(F575)
	S796= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F576)
	S797= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F577)
	S798= IR_EX.Out=>FU.IR_EX                                   Premise(F578)
	S799= FU.IR_EX={12,rS,rD,UIMM}                              Path(S732,S798)
	S800= IR_ID.Out=>FU.IR_ID                                   Premise(F579)
	S801= FU.IR_ID={12,rS,rD,UIMM}                              Path(S737,S800)
	S802= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F580)
	S803= IR_MEM.Out=>FU.IR_MEM                                 Premise(F581)
	S804= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S742,S803)
	S805= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F582)
	S806= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F583)
	S807= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F584)
	S808= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F585)
	S809= ALU.Out=>FU.InEX                                      Premise(F586)
	S810= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F587)
	S811= FU.InEX_WReg=rD                                       Path(S735,S810)
	S812= GPR.Rdata1=>FU.InID1                                  Premise(F588)
	S813= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F589)
	S814= FU.InID1_RReg=rS                                      Path(S739,S813)
	S815= ALUOut_MEM.Out=>FU.InMEM                              Premise(F590)
	S816= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S729,S815)
	S817= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F591)
	S818= FU.InMEM_WReg=rD                                      Path(S745,S817)
	S819= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F592)
	S820= IR_ID.Out25_21=>GPR.RReg1                             Premise(F593)
	S821= GPR.RReg1=rS                                          Path(S739,S820)
	S822= GPR.Rdata1=a                                          GPR-Read(S821,S707)
	S823= FU.InID1=a                                            Path(S822,S812)
	S824= FU.OutID1=FU(a)                                       FU-Forward(S823)
	S825= A_EX.In=FU(a)                                         Path(S824,S765)
	S826= IR_WB.Out20_16=>GPR.WReg                              Premise(F594)
	S827= IMMU.Addr=>IAddrReg.In                                Premise(F595)
	S828= PC.Out=>ICache.IEA                                    Premise(F596)
	S829= ICache.IEA=addr+4                                     Path(S752,S828)
	S830= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S829)
	S831= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S830,S781)
	S832= FU.ICacheHit=ICacheHit(addr+4)                        Path(S830,S795)
	S833= PC.Out=>ICache.IEA                                    Premise(F597)
	S834= IMem.MEM8WordOut=>ICache.WData                        Premise(F598)
	S835= ICache.Out=>ICacheReg.In                              Premise(F599)
	S836= PC.Out=>IMMU.IEA                                      Premise(F600)
	S837= IMMU.IEA=addr+4                                       Path(S752,S836)
	S838= CP0.ASID=>IMMU.PID                                    Premise(F601)
	S839= IMMU.PID=pid                                          Path(S753,S838)
	S840= IMMU.Addr={pid,addr+4}                                IMMU-Search(S839,S837)
	S841= IAddrReg.In={pid,addr+4}                              Path(S840,S827)
	S842= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S839,S837)
	S843= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S842,S782)
	S844= IAddrReg.Out=>IMem.RAddr                              Premise(F602)
	S845= IMem.RAddr={pid,addr}                                 Path(S747,S844)
	S846= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S845,S715)
	S847= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S845,S715)
	S848= ICache.WData=IMemGet8Word({pid,addr})                 Path(S847,S834)
	S849= ICacheReg.Out=>IRMux.CacheData                        Premise(F603)
	S850= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F604)
	S851= IMem.Out=>IRMux.MemData                               Premise(F605)
	S852= IRMux.MemData={12,rS,rD,UIMM}                         Path(S846,S851)
	S853= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S852)
	S854= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F606)
	S855= IR_MEM.Out=>IR_DMMU1.In                               Premise(F607)
	S856= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S742,S855)
	S857= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F608)
	S858= IR_ID.Out=>IR_EX.In                                   Premise(F609)
	S859= IR_EX.In={12,rS,rD,UIMM}                              Path(S737,S858)
	S860= ICache.Out=>IR_ID.In                                  Premise(F610)
	S861= IRMux.Out=>IR_ID.In                                   Premise(F611)
	S862= IR_ID.In={12,rS,rD,UIMM}                              Path(S853,S861)
	S863= ICache.Out=>IR_IMMU.In                                Premise(F612)
	S864= IR_EX.Out=>IR_MEM.In                                  Premise(F613)
	S865= IR_MEM.In={12,rS,rD,UIMM}                             Path(S732,S864)
	S866= IR_DMMU2.Out=>IR_WB.In                                Premise(F614)
	S867= IR_MEM.Out=>IR_WB.In                                  Premise(F615)
	S868= IR_WB.In={12,rS,rD,UIMM}                              Path(S742,S867)
	S869= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F616)
	S870= LIMMEXT.In=UIMM                                       Path(S741,S869)
	S871= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S870)
	S872= B_EX.In={16{0},UIMM}                                  Path(S871,S767)
	S873= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F617)
	S874= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F618)
	S875= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F619)
	S876= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F620)
	S877= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F621)
	S878= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F622)
	S879= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F623)
	S880= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F624)
	S881= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F625)
	S882= CU_EX.IRFunc1=rD                                      Path(S735,S881)
	S883= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F626)
	S884= CU_EX.IRFunc2=rS                                      Path(S734,S883)
	S885= IR_EX.Out31_26=>CU_EX.Op                              Premise(F627)
	S886= CU_EX.Op=12                                           Path(S733,S885)
	S887= CU_EX.Func=alu_add                                    CU_EX(S886)
	S888= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F628)
	S889= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F629)
	S890= CU_ID.IRFunc1=rD                                      Path(S740,S889)
	S891= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F630)
	S892= CU_ID.IRFunc2=rS                                      Path(S739,S891)
	S893= IR_ID.Out31_26=>CU_ID.Op                              Premise(F631)
	S894= CU_ID.Op=12                                           Path(S738,S893)
	S895= CU_ID.Func=alu_add                                    CU_ID(S894)
	S896= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F632)
	S897= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F633)
	S898= CU_MEM.IRFunc1=rD                                     Path(S745,S897)
	S899= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F634)
	S900= CU_MEM.IRFunc2=rS                                     Path(S744,S899)
	S901= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F635)
	S902= CU_MEM.Op=12                                          Path(S743,S901)
	S903= CU_MEM.Func=alu_add                                   CU_MEM(S902)
	S904= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F636)
	S905= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F637)
	S906= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F638)
	S907= IR_WB.Out31_26=>CU_WB.Op                              Premise(F639)
	S908= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F640)
	S909= CtrlA_EX=0                                            Premise(F641)
	S910= [A_EX]=FU(a)                                          A_EX-Hold(S681,S909)
	S911= CtrlB_EX=0                                            Premise(F642)
	S912= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S683,S911)
	S913= CtrlALUOut_MEM=0                                      Premise(F643)
	S914= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S685,S913)
	S915= CtrlALUOut_DMMU1=1                                    Premise(F644)
	S916= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S759,S915)
	S917= CtrlALUOut_DMMU2=0                                    Premise(F645)
	S918= CtrlALUOut_WB=1                                       Premise(F646)
	S919= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S764,S918)
	S920= CtrlA_MEM=0                                           Premise(F647)
	S921= CtrlA_WB=1                                            Premise(F648)
	S922= CtrlB_MEM=0                                           Premise(F649)
	S923= CtrlB_WB=1                                            Premise(F650)
	S924= CtrlICache=0                                          Premise(F651)
	S925= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S694,S924)
	S926= CtrlIMMU=0                                            Premise(F652)
	S927= CtrlIR_DMMU1=1                                        Premise(F653)
	S928= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S856,S927)
	S929= CtrlIR_DMMU2=0                                        Premise(F654)
	S930= CtrlIR_EX=0                                           Premise(F655)
	S931= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S699,S930)
	S932= CtrlIR_ID=0                                           Premise(F656)
	S933= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S701,S932)
	S934= CtrlIR_IMMU=0                                         Premise(F657)
	S935= CtrlIR_MEM=0                                          Premise(F658)
	S936= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S704,S935)
	S937= CtrlIR_WB=1                                           Premise(F659)
	S938= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S868,S937)
	S939= CtrlGPR=0                                             Premise(F660)
	S940= GPR[rS]=a                                             GPR-Hold(S707,S939)
	S941= CtrlIAddrReg=0                                        Premise(F661)
	S942= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S709,S941)
	S943= CtrlPC=0                                              Premise(F662)
	S944= CtrlPCInc=0                                           Premise(F663)
	S945= PC[CIA]=addr                                          PC-Hold(S712,S944)
	S946= PC[Out]=addr+4                                        PC-Hold(S713,S943,S944)
	S947= CtrlIMem=0                                            Premise(F664)
	S948= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S715,S947)
	S949= CtrlICacheReg=0                                       Premise(F665)
	S950= CtrlASIDIn=0                                          Premise(F666)
	S951= CtrlCP0=0                                             Premise(F667)
	S952= CP0[ASID]=pid                                         CP0-Hold(S719,S951)
	S953= CtrlEPCIn=0                                           Premise(F668)
	S954= CtrlExCodeIn=0                                        Premise(F669)
	S955= CtrlIRMux=0                                           Premise(F670)

WB	S956= A_EX.Out=FU(a)                                        A_EX-Out(S910)
	S957= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S910)
	S958= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S910)
	S959= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S912)
	S960= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S912)
	S961= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S912)
	S962= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S914)
	S963= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S914)
	S964= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S914)
	S965= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S916)
	S966= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S916)
	S967= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S916)
	S968= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S919)
	S969= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S919)
	S970= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S919)
	S971= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S928)
	S972= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S928)
	S973= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S928)
	S974= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S928)
	S975= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S928)
	S976= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S931)
	S977= IR_EX.Out31_26=12                                     IR_EX-Out(S931)
	S978= IR_EX.Out25_21=rS                                     IR_EX-Out(S931)
	S979= IR_EX.Out20_16=rD                                     IR_EX-Out(S931)
	S980= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S931)
	S981= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S933)
	S982= IR_ID.Out31_26=12                                     IR-Out(S933)
	S983= IR_ID.Out25_21=rS                                     IR-Out(S933)
	S984= IR_ID.Out20_16=rD                                     IR-Out(S933)
	S985= IR_ID.Out15_0=UIMM                                    IR-Out(S933)
	S986= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S936)
	S987= IR_MEM.Out31_26=12                                    IR_MEM-Out(S936)
	S988= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S936)
	S989= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S936)
	S990= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S936)
	S991= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S938)
	S992= IR_WB.Out31_26=12                                     IR-Out(S938)
	S993= IR_WB.Out25_21=rS                                     IR-Out(S938)
	S994= IR_WB.Out20_16=rD                                     IR-Out(S938)
	S995= IR_WB.Out15_0=UIMM                                    IR-Out(S938)
	S996= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S942)
	S997= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S942)
	S998= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S942)
	S999= PC.CIA=addr                                           PC-Out(S945)
	S1000= PC.CIA31_28=addr[31:28]                              PC-Out(S945)
	S1001= PC.Out=addr+4                                        PC-Out(S946)
	S1002= CP0.ASID=pid                                         CP0-Read-ASID(S952)
	S1003= A_EX.Out=>ALU.A                                      Premise(F937)
	S1004= ALU.A=FU(a)                                          Path(S956,S1003)
	S1005= B_EX.Out=>ALU.B                                      Premise(F938)
	S1006= ALU.B={16{0},UIMM}                                   Path(S959,S1005)
	S1007= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F939)
	S1008= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                   Path(S962,S1007)
	S1009= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F940)
	S1010= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                   Path(S965,S1009)
	S1011= ALU.Out=>ALUOut_MEM.In                               Premise(F941)
	S1012= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F942)
	S1013= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F943)
	S1014= ALUOut_WB.In=FU(a)&{16{0},UIMM}                      Path(S962,S1013)
	S1015= FU.OutID1=>A_EX.In                                   Premise(F944)
	S1016= A_MEM.Out=>A_WB.In                                   Premise(F945)
	S1017= LIMMEXT.Out=>B_EX.In                                 Premise(F946)
	S1018= B_MEM.Out=>B_WB.In                                   Premise(F947)
	S1019= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F948)
	S1020= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F949)
	S1021= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F950)
	S1022= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F951)
	S1023= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F952)
	S1024= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F953)
	S1025= FU.Bub_ID=>CU_ID.Bub                                 Premise(F954)
	S1026= FU.Halt_ID=>CU_ID.Halt                               Premise(F955)
	S1027= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F956)
	S1028= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F957)
	S1029= FU.Bub_IF=>CU_IF.Bub                                 Premise(F958)
	S1030= FU.Halt_IF=>CU_IF.Halt                               Premise(F959)
	S1031= ICache.Hit=>CU_IF.ICacheHit                          Premise(F960)
	S1032= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F961)
	S1033= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F962)
	S1034= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F963)
	S1035= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F964)
	S1036= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F965)
	S1037= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F966)
	S1038= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F967)
	S1039= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F968)
	S1040= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F969)
	S1041= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F970)
	S1042= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F971)
	S1043= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F972)
	S1044= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F973)
	S1045= ICache.Hit=>FU.ICacheHit                             Premise(F974)
	S1046= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F975)
	S1047= FU.IR_DMMU1={12,rS,rD,UIMM}                          Path(S971,S1046)
	S1048= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F976)
	S1049= IR_EX.Out=>FU.IR_EX                                  Premise(F977)
	S1050= FU.IR_EX={12,rS,rD,UIMM}                             Path(S976,S1049)
	S1051= IR_ID.Out=>FU.IR_ID                                  Premise(F978)
	S1052= FU.IR_ID={12,rS,rD,UIMM}                             Path(S981,S1051)
	S1053= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F979)
	S1054= IR_MEM.Out=>FU.IR_MEM                                Premise(F980)
	S1055= FU.IR_MEM={12,rS,rD,UIMM}                            Path(S986,S1054)
	S1056= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F981)
	S1057= FU.InDMMU1=FU(a)&{16{0},UIMM}                        Path(S965,S1056)
	S1058= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F982)
	S1059= FU.InDMMU1_WReg=rD                                   Path(S974,S1058)
	S1060= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F983)
	S1061= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F984)
	S1062= ALU.Out=>FU.InEX                                     Premise(F985)
	S1063= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F986)
	S1064= FU.InEX_WReg=rD                                      Path(S979,S1063)
	S1065= GPR.Rdata1=>FU.InID1                                 Premise(F987)
	S1066= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F988)
	S1067= FU.InID1_RReg=rS                                     Path(S983,S1066)
	S1068= ALUOut_MEM.Out=>FU.InMEM                             Premise(F989)
	S1069= FU.InMEM=FU(a)&{16{0},UIMM}                          Path(S962,S1068)
	S1070= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F990)
	S1071= FU.InMEM_WReg=rD                                     Path(S989,S1070)
	S1072= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F991)
	S1073= FU.InWB_WReg=rD                                      Path(S994,S1072)
	S1074= IR_ID.Out25_21=>GPR.RReg1                            Premise(F992)
	S1075= GPR.RReg1=rS                                         Path(S983,S1074)
	S1076= GPR.Rdata1=a                                         GPR-Read(S1075,S940)
	S1077= FU.InID1=a                                           Path(S1076,S1065)
	S1078= FU.OutID1=FU(a)                                      FU-Forward(S1077)
	S1079= A_EX.In=FU(a)                                        Path(S1078,S1015)
	S1080= IR_WB.Out20_16=>GPR.WReg                             Premise(F993)
	S1081= GPR.WReg=rD                                          Path(S994,S1080)
	S1082= IMMU.Addr=>IAddrReg.In                               Premise(F994)
	S1083= PC.Out=>ICache.IEA                                   Premise(F995)
	S1084= ICache.IEA=addr+4                                    Path(S1001,S1083)
	S1085= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1084)
	S1086= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1085,S1031)
	S1087= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1085,S1045)
	S1088= PC.Out=>ICache.IEA                                   Premise(F996)
	S1089= IMem.MEM8WordOut=>ICache.WData                       Premise(F997)
	S1090= ICache.Out=>ICacheReg.In                             Premise(F998)
	S1091= PC.Out=>IMMU.IEA                                     Premise(F999)
	S1092= IMMU.IEA=addr+4                                      Path(S1001,S1091)
	S1093= CP0.ASID=>IMMU.PID                                   Premise(F1000)
	S1094= IMMU.PID=pid                                         Path(S1002,S1093)
	S1095= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1094,S1092)
	S1096= IAddrReg.In={pid,addr+4}                             Path(S1095,S1082)
	S1097= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1094,S1092)
	S1098= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1097,S1032)
	S1099= IAddrReg.Out=>IMem.RAddr                             Premise(F1001)
	S1100= IMem.RAddr={pid,addr}                                Path(S996,S1099)
	S1101= IMem.Out={12,rS,rD,UIMM}                             IMem-Read(S1100,S948)
	S1102= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1100,S948)
	S1103= ICache.WData=IMemGet8Word({pid,addr})                Path(S1102,S1089)
	S1104= ICacheReg.Out=>IRMux.CacheData                       Premise(F1002)
	S1105= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1003)
	S1106= IMem.Out=>IRMux.MemData                              Premise(F1004)
	S1107= IRMux.MemData={12,rS,rD,UIMM}                        Path(S1101,S1106)
	S1108= IRMux.Out={12,rS,rD,UIMM}                            IRMux-Select2(S1107)
	S1109= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1005)
	S1110= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1006)
	S1111= IR_DMMU1.In={12,rS,rD,UIMM}                          Path(S986,S1110)
	S1112= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1007)
	S1113= IR_DMMU2.In={12,rS,rD,UIMM}                          Path(S971,S1112)
	S1114= IR_ID.Out=>IR_EX.In                                  Premise(F1008)
	S1115= IR_EX.In={12,rS,rD,UIMM}                             Path(S981,S1114)
	S1116= ICache.Out=>IR_ID.In                                 Premise(F1009)
	S1117= IRMux.Out=>IR_ID.In                                  Premise(F1010)
	S1118= IR_ID.In={12,rS,rD,UIMM}                             Path(S1108,S1117)
	S1119= ICache.Out=>IR_IMMU.In                               Premise(F1011)
	S1120= IR_EX.Out=>IR_MEM.In                                 Premise(F1012)
	S1121= IR_MEM.In={12,rS,rD,UIMM}                            Path(S976,S1120)
	S1122= IR_DMMU2.Out=>IR_WB.In                               Premise(F1013)
	S1123= IR_MEM.Out=>IR_WB.In                                 Premise(F1014)
	S1124= IR_WB.In={12,rS,rD,UIMM}                             Path(S986,S1123)
	S1125= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F1015)
	S1126= LIMMEXT.In=UIMM                                      Path(S985,S1125)
	S1127= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1126)
	S1128= B_EX.In={16{0},UIMM}                                 Path(S1127,S1017)
	S1129= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1016)
	S1130= CU_DMMU1.IRFunc1=rD                                  Path(S974,S1129)
	S1131= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1017)
	S1132= CU_DMMU1.IRFunc2=rS                                  Path(S973,S1131)
	S1133= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1018)
	S1134= CU_DMMU1.Op=12                                       Path(S972,S1133)
	S1135= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1134)
	S1136= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1019)
	S1137= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1020)
	S1138= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1021)
	S1139= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1022)
	S1140= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1023)
	S1141= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1024)
	S1142= CU_EX.IRFunc1=rD                                     Path(S979,S1141)
	S1143= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1025)
	S1144= CU_EX.IRFunc2=rS                                     Path(S978,S1143)
	S1145= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1026)
	S1146= CU_EX.Op=12                                          Path(S977,S1145)
	S1147= CU_EX.Func=alu_add                                   CU_EX(S1146)
	S1148= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1027)
	S1149= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1028)
	S1150= CU_ID.IRFunc1=rD                                     Path(S984,S1149)
	S1151= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1029)
	S1152= CU_ID.IRFunc2=rS                                     Path(S983,S1151)
	S1153= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1030)
	S1154= CU_ID.Op=12                                          Path(S982,S1153)
	S1155= CU_ID.Func=alu_add                                   CU_ID(S1154)
	S1156= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1031)
	S1157= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1032)
	S1158= CU_MEM.IRFunc1=rD                                    Path(S989,S1157)
	S1159= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1033)
	S1160= CU_MEM.IRFunc2=rS                                    Path(S988,S1159)
	S1161= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1034)
	S1162= CU_MEM.Op=12                                         Path(S987,S1161)
	S1163= CU_MEM.Func=alu_add                                  CU_MEM(S1162)
	S1164= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1035)
	S1165= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1036)
	S1166= CU_WB.IRFunc1=rD                                     Path(S994,S1165)
	S1167= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1037)
	S1168= CU_WB.IRFunc2=rS                                     Path(S993,S1167)
	S1169= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1038)
	S1170= CU_WB.Op=12                                          Path(S992,S1169)
	S1171= CU_WB.Func=alu_add                                   CU_WB(S1170)
	S1172= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1039)
	S1173= CtrlA_EX=0                                           Premise(F1040)
	S1174= [A_EX]=FU(a)                                         A_EX-Hold(S910,S1173)
	S1175= CtrlB_EX=0                                           Premise(F1041)
	S1176= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S912,S1175)
	S1177= CtrlALUOut_MEM=0                                     Premise(F1042)
	S1178= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S914,S1177)
	S1179= CtrlALUOut_DMMU1=0                                   Premise(F1043)
	S1180= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S916,S1179)
	S1181= CtrlALUOut_DMMU2=0                                   Premise(F1044)
	S1182= CtrlALUOut_WB=0                                      Premise(F1045)
	S1183= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S919,S1182)
	S1184= CtrlA_MEM=0                                          Premise(F1046)
	S1185= CtrlA_WB=0                                           Premise(F1047)
	S1186= CtrlB_MEM=0                                          Premise(F1048)
	S1187= CtrlB_WB=0                                           Premise(F1049)
	S1188= CtrlICache=0                                         Premise(F1050)
	S1189= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S925,S1188)
	S1190= CtrlIMMU=0                                           Premise(F1051)
	S1191= CtrlIR_DMMU1=0                                       Premise(F1052)
	S1192= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S928,S1191)
	S1193= CtrlIR_DMMU2=0                                       Premise(F1053)
	S1194= CtrlIR_EX=0                                          Premise(F1054)
	S1195= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S931,S1194)
	S1196= CtrlIR_ID=0                                          Premise(F1055)
	S1197= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S933,S1196)
	S1198= CtrlIR_IMMU=0                                        Premise(F1056)
	S1199= CtrlIR_MEM=0                                         Premise(F1057)
	S1200= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S936,S1199)
	S1201= CtrlIR_WB=0                                          Premise(F1058)
	S1202= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S938,S1201)
	S1203= CtrlGPR=1                                            Premise(F1059)
	S1204= CtrlIAddrReg=0                                       Premise(F1060)
	S1205= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S942,S1204)
	S1206= CtrlPC=0                                             Premise(F1061)
	S1207= CtrlPCInc=0                                          Premise(F1062)
	S1208= PC[CIA]=addr                                         PC-Hold(S945,S1207)
	S1209= PC[Out]=addr+4                                       PC-Hold(S946,S1206,S1207)
	S1210= CtrlIMem=0                                           Premise(F1063)
	S1211= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S948,S1210)
	S1212= CtrlICacheReg=0                                      Premise(F1064)
	S1213= CtrlASIDIn=0                                         Premise(F1065)
	S1214= CtrlCP0=0                                            Premise(F1066)
	S1215= CP0[ASID]=pid                                        CP0-Hold(S952,S1214)
	S1216= CtrlEPCIn=0                                          Premise(F1067)
	S1217= CtrlExCodeIn=0                                       Premise(F1068)
	S1218= CtrlIRMux=0                                          Premise(F1069)

POST	S1174= [A_EX]=FU(a)                                         A_EX-Hold(S910,S1173)
	S1176= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S912,S1175)
	S1178= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S914,S1177)
	S1180= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S916,S1179)
	S1183= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S919,S1182)
	S1189= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S925,S1188)
	S1192= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S928,S1191)
	S1195= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S931,S1194)
	S1197= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S933,S1196)
	S1200= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S936,S1199)
	S1202= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S938,S1201)
	S1205= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S942,S1204)
	S1208= PC[CIA]=addr                                         PC-Hold(S945,S1207)
	S1209= PC[Out]=addr+4                                       PC-Hold(S946,S1206,S1207)
	S1211= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S948,S1210)
	S1215= CP0[ASID]=pid                                        CP0-Hold(S952,S1214)

