// Seed: 2221309079
module module_0;
  supply0 id_2;
  initial begin : LABEL_0
    wait (id_1);
  end
  assign id_2 = 1'h0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output uwire id_2,
    output logic id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    input wand id_7,
    output wire id_8,
    input uwire id_9,
    input tri1 id_10
);
  supply0 id_12 = id_12;
  always @(posedge id_7) id_3 <= 1;
  wire id_13;
  assign id_12 = ~id_7 ? 1'b0 : id_12 ? 1 : 1;
  module_0 modCall_1 ();
endmodule
