
CAMERA_OV7670_F407VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000828c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08008414  08008414  00018414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008490  08008490  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08008490  08008490  00018490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008498  08008498  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008498  08008498  00018498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800849c  0800849c  0001849c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080084a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          00004d6c  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004d9c  20004d9c  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014ccb  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c2f  00000000  00000000  00034d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b8  00000000  00000000  00037960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f98  00000000  00000000  00038a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023439  00000000  00000000  000399b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000159f0  00000000  00000000  0005cde9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d01b2  00000000  00000000  000727d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014298b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004620  00000000  00000000  001429e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080083fc 	.word	0x080083fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	080083fc 	.word	0x080083fc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ov7670_init>:
static void ov7670_write(uint8_t regAddr, uint8_t data);
static void ov7670_read(uint8_t regAddr, uint8_t *data);

/*** External Function Defines ***/
void ov7670_init(DCMI_HandleTypeDef *p_hdcmi, DMA_HandleTypeDef *p_hdma_dcmi, I2C_HandleTypeDef *p_hi2c)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
	sp_hdcmi     = p_hdcmi;
 80004cc:	4a14      	ldr	r2, [pc, #80]	; (8000520 <ov7670_init+0x60>)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6013      	str	r3, [r2, #0]
	sp_hdma_dcmi = p_hdma_dcmi;
 80004d2:	4a14      	ldr	r2, [pc, #80]	; (8000524 <ov7670_init+0x64>)
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	6013      	str	r3, [r2, #0]
	sp_hi2c      = p_hi2c;
 80004d8:	4a13      	ldr	r2, [pc, #76]	; (8000528 <ov7670_init+0x68>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6013      	str	r3, [r2, #0]
	s_destAddressForContiuousMode = 0;
 80004de:	4b13      	ldr	r3, [pc, #76]	; (800052c <ov7670_init+0x6c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);  // Hold reset
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ea:	4811      	ldr	r0, [pc, #68]	; (8000530 <ov7670_init+0x70>)
 80004ec:	f004 f828 	bl	8004540 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80004f0:	200a      	movs	r0, #10
 80004f2:	f001 fd09 	bl	8001f08 <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);    // Release
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004fc:	480c      	ldr	r0, [pc, #48]	; (8000530 <ov7670_init+0x70>)
 80004fe:	f004 f81f 	bl	8004540 <HAL_GPIO_WritePin>
	HAL_Delay(100);  // wait
 8000502:	2064      	movs	r0, #100	; 0x64
 8000504:	f001 fd00 	bl	8001f08 <HAL_Delay>


	ov7670_write(0x12, 0x80);  // RESET
 8000508:	2180      	movs	r1, #128	; 0x80
 800050a:	2012      	movs	r0, #18
 800050c:	f000 f8a8 	bl	8000660 <ov7670_write>
	HAL_Delay(30);
 8000510:	201e      	movs	r0, #30
 8000512:	f001 fcf9 	bl	8001f08 <HAL_Delay>

}
 8000516:	bf00      	nop
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	2000004c 	.word	0x2000004c
 8000524:	20000050 	.word	0x20000050
 8000528:	20000054 	.word	0x20000054
 800052c:	20000058 	.word	0x20000058
 8000530:	40020c00 	.word	0x40020c00

08000534 <ov7670_config>:

void ov7670_config()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
	ov7670_stopCap();
 800053a:	f000 f853 	bl	80005e4 <ov7670_stopCap>
	HAL_Delay(200);
 800053e:	20c8      	movs	r0, #200	; 0xc8
 8000540:	f001 fce2 	bl	8001f08 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000544:	2300      	movs	r3, #0
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	e012      	b.n	8000570 <ov7670_config+0x3c>
	{
		ov7670_write(OV7670_reg[i][0], OV7670_reg[i][1]);
 800054a:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <ov7670_config+0x54>)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8000552:	490d      	ldr	r1, [pc, #52]	; (8000588 <ov7670_config+0x54>)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	440b      	add	r3, r1
 800055a:	785b      	ldrb	r3, [r3, #1]
 800055c:	4619      	mov	r1, r3
 800055e:	4610      	mov	r0, r2
 8000560:	f000 f87e 	bl	8000660 <ov7670_write>
		HAL_Delay(1);
 8000564:	2001      	movs	r0, #1
 8000566:	f001 fccf 	bl	8001f08 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3301      	adds	r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4a05      	ldr	r2, [pc, #20]	; (8000588 <ov7670_config+0x54>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000578:	2bff      	cmp	r3, #255	; 0xff
 800057a:	d1e6      	bne.n	800054a <ov7670_config+0x16>
	}
}
 800057c:	bf00      	nop
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	08008414 	.word	0x08008414

0800058c <ov7670_startCap>:

void ov7670_startCap(uint32_t capMode, uint32_t destAddress)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
	ov7670_stopCap();
 8000596:	f000 f825 	bl	80005e4 <ov7670_stopCap>
	if (capMode == OV7670_CAP_CONTINUOUS) {
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d10b      	bne.n	80005b8 <ov7670_startCap+0x2c>
		/* note: continuous mode automatically invokes DCMI, but DMA needs to be invoked manually */
		s_destAddressForContiuousMode = (uint32_t)destAddress;
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <ov7670_startCap+0x50>)
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	6013      	str	r3, [r2, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi,DCMI_MODE_CONTINUOUS,  destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <ov7670_startCap+0x54>)
 80005a8:	6818      	ldr	r0, [r3, #0]
 80005aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	2100      	movs	r1, #0
 80005b2:	f001 fddf 	bl	8002174 <HAL_DCMI_Start_DMA>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
		s_destAddressForContiuousMode = 0;
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
	}

}
 80005b6:	e00d      	b.n	80005d4 <ov7670_startCap+0x48>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d10a      	bne.n	80005d4 <ov7670_startCap+0x48>
		s_destAddressForContiuousMode = 0;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <ov7670_startCap+0x50>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <ov7670_startCap+0x54>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005cc:	683a      	ldr	r2, [r7, #0]
 80005ce:	2102      	movs	r1, #2
 80005d0:	f001 fdd0 	bl	8002174 <HAL_DCMI_Start_DMA>
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000058 	.word	0x20000058
 80005e0:	2000004c 	.word	0x2000004c

080005e4 <ov7670_stopCap>:

void ov7670_stopCap()
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	HAL_DCMI_Stop(sp_hdcmi);
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <ov7670_stopCap+0x14>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 fe61 	bl	80022b4 <HAL_DCMI_Stop>
	//  HAL_Delay(30);
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	2000004c 	.word	0x2000004c

080005fc <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	frame_captured = 1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_DCMI_FrameEventCallback+0x54>)
 8000606:	2201      	movs	r2, #1
 8000608:	601a      	str	r2, [r3, #0]

	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1); // set the address of lcd back to starting address
 800060a:	2377      	movs	r3, #119	; 0x77
 800060c:	229f      	movs	r2, #159	; 0x9f
 800060e:	2100      	movs	r1, #0
 8000610:	2000      	movs	r0, #0
 8000612:	f000 f927 	bl	8000864 <lcd_ILI_set_write_area>

	if(s_destAddressForContiuousMode != 0) {
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00b      	beq.n	8000636 <HAL_DCMI_FrameEventCallback+0x3a>
	HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_WIDTH * OV7670_HEIGHT/2);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3328      	adds	r3, #40	; 0x28
 8000628:	4619      	mov	r1, r3
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000632:	f002 f8ff 	bl	8002834 <HAL_DMA_Start_IT>
	}
	s_currentV++;
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	4a06      	ldr	r2, [pc, #24]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 800063e:	6013      	str	r3, [r2, #0]
	s_currentH = 0;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_DCMI_FrameEventCallback+0x60>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000068 	.word	0x20000068
 8000654:	20000058 	.word	0x20000058
 8000658:	20000060 	.word	0x20000060
 800065c:	2000005c 	.word	0x2000005c

08000660 <ov7670_write>:

/* internal functions */
static void ov7670_write(uint8_t reg, uint8_t val)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af02      	add	r7, sp, #8
 8000666:	4603      	mov	r3, r0
 8000668:	460a      	mov	r2, r1
 800066a:	71fb      	strb	r3, [r7, #7]
 800066c:	4613      	mov	r3, r2
 800066e:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2] = {reg, val};
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	733b      	strb	r3, [r7, #12]
 8000674:	79bb      	ldrb	r3, [r7, #6]
 8000676:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(sp_hi2c, SLAVE_ADDR, buffer, 2, 100);
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <ov7670_write+0x44>)
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	f107 020c 	add.w	r2, r7, #12
 8000680:	2364      	movs	r3, #100	; 0x64
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2302      	movs	r3, #2
 8000686:	2142      	movs	r1, #66	; 0x42
 8000688:	f004 f8b8 	bl	80047fc <HAL_I2C_Master_Transmit>
 800068c:	4603      	mov	r3, r0
 800068e:	73fb      	strb	r3, [r7, #15]

    // SCCB needs ACK after reg, before data
    if(status == HAL_OK) HAL_Delay(1);  // Critical timing
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <ov7670_write+0x3c>
 8000696:	2001      	movs	r0, #1
 8000698:	f001 fc36 	bl	8001f08 <HAL_Delay>

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000054 	.word	0x20000054

080006a8 <lcd_ILI_init>:

static uint16_t  grey_to_rgb565(uint8_t gray);

/*** External Function Defines ***/
void lcd_ILI_init()
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af02      	add	r7, sp, #8

	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006ae:	2201      	movs	r2, #1
 80006b0:	2101      	movs	r1, #1
 80006b2:	486b      	ldr	r0, [pc, #428]	; (8000860 <lcd_ILI_init+0x1b8>)
 80006b4:	f003 ff44 	bl	8004540 <HAL_GPIO_WritePin>
 80006b8:	200a      	movs	r0, #10
 80006ba:	f001 fc25 	bl	8001f08 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006be:	2201      	movs	r2, #1
 80006c0:	2102      	movs	r1, #2
 80006c2:	4867      	ldr	r0, [pc, #412]	; (8000860 <lcd_ILI_init+0x1b8>)
 80006c4:	f003 ff3c 	bl	8004540 <HAL_GPIO_WritePin>
 80006c8:	200a      	movs	r0, #10
 80006ca:	f001 fc1d 	bl	8001f08 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);HAL_Delay(10);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2102      	movs	r1, #2
 80006d2:	4863      	ldr	r0, [pc, #396]	; (8000860 <lcd_ILI_init+0x1b8>)
 80006d4:	f003 ff34 	bl	8004540 <HAL_GPIO_WritePin>
 80006d8:	200a      	movs	r0, #10
 80006da:	f001 fc15 	bl	8001f08 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006de:	2201      	movs	r2, #1
 80006e0:	2102      	movs	r1, #2
 80006e2:	485f      	ldr	r0, [pc, #380]	; (8000860 <lcd_ILI_init+0x1b8>)
 80006e4:	f003 ff2c 	bl	8004540 <HAL_GPIO_WritePin>
 80006e8:	200a      	movs	r0, #10
 80006ea:	f001 fc0d 	bl	8001f08 <HAL_Delay>

	write_cmd(0x01); //software reset
 80006ee:	2001      	movs	r0, #1
 80006f0:	f000 fa96 	bl	8000c20 <write_cmd>
	HAL_Delay(50);
 80006f4:	2032      	movs	r0, #50	; 0x32
 80006f6:	f001 fc07 	bl	8001f08 <HAL_Delay>
	write_cmd(0x11); //exit sleep
 80006fa:	2011      	movs	r0, #17
 80006fc:	f000 fa90 	bl	8000c20 <write_cmd>
	HAL_Delay(50);
 8000700:	2032      	movs	r0, #50	; 0x32
 8000702:	f001 fc01 	bl	8001f08 <HAL_Delay>

	write_cmd(0xB6);
 8000706:	20b6      	movs	r0, #182	; 0xb6
 8000708:	f000 fa8a 	bl	8000c20 <write_cmd>
	write_data(0x0A);
 800070c:	200a      	movs	r0, #10
 800070e:	f000 fa97 	bl	8000c40 <write_data>
	write_data(0xC2);
 8000712:	20c2      	movs	r0, #194	; 0xc2
 8000714:	f000 fa94 	bl	8000c40 <write_data>

	write_cmd(0x36);   // memory access control
 8000718:	2036      	movs	r0, #54	; 0x36
 800071a:	f000 fa81 	bl	8000c20 <write_cmd>
	write_data(0xc8);
 800071e:	20c8      	movs	r0, #200	; 0xc8
 8000720:	f000 fa8e 	bl	8000c40 <write_data>
	//  write_data(0x60);     // RGB -> seems BGR

	write_cmd(0x3A); // pixel format
 8000724:	203a      	movs	r0, #58	; 0x3a
 8000726:	f000 fa7b 	bl	8000c20 <write_cmd>
	write_data(0x55); //RGB565 (16bit)
 800072a:	2055      	movs	r0, #85	; 0x55
 800072c:	f000 fa88 	bl	8000c40 <write_data>

	write_cmd(0xE0); //gamma
 8000730:	20e0      	movs	r0, #224	; 0xe0
 8000732:	f000 fa75 	bl	8000c20 <write_cmd>
	write_data(0x10);
 8000736:	2010      	movs	r0, #16
 8000738:	f000 fa82 	bl	8000c40 <write_data>
	write_data(0x10);
 800073c:	2010      	movs	r0, #16
 800073e:	f000 fa7f 	bl	8000c40 <write_data>
	write_data(0x10);
 8000742:	2010      	movs	r0, #16
 8000744:	f000 fa7c 	bl	8000c40 <write_data>
	write_data(0x08);
 8000748:	2008      	movs	r0, #8
 800074a:	f000 fa79 	bl	8000c40 <write_data>
	write_data(0x0E);
 800074e:	200e      	movs	r0, #14
 8000750:	f000 fa76 	bl	8000c40 <write_data>
	write_data(0x06);
 8000754:	2006      	movs	r0, #6
 8000756:	f000 fa73 	bl	8000c40 <write_data>
	write_data(0x42);
 800075a:	2042      	movs	r0, #66	; 0x42
 800075c:	f000 fa70 	bl	8000c40 <write_data>
	write_data(0x28);
 8000760:	2028      	movs	r0, #40	; 0x28
 8000762:	f000 fa6d 	bl	8000c40 <write_data>
	write_data(0x36);
 8000766:	2036      	movs	r0, #54	; 0x36
 8000768:	f000 fa6a 	bl	8000c40 <write_data>
	write_data(0x03);
 800076c:	2003      	movs	r0, #3
 800076e:	f000 fa67 	bl	8000c40 <write_data>
	write_data(0x0E);
 8000772:	200e      	movs	r0, #14
 8000774:	f000 fa64 	bl	8000c40 <write_data>
	write_data(0x04);
 8000778:	2004      	movs	r0, #4
 800077a:	f000 fa61 	bl	8000c40 <write_data>
	write_data(0x13);
 800077e:	2013      	movs	r0, #19
 8000780:	f000 fa5e 	bl	8000c40 <write_data>
	write_data(0x0E);
 8000784:	200e      	movs	r0, #14
 8000786:	f000 fa5b 	bl	8000c40 <write_data>
	write_data(0x0C);
 800078a:	200c      	movs	r0, #12
 800078c:	f000 fa58 	bl	8000c40 <write_data>

	write_cmd(0XE1); //gamma
 8000790:	20e1      	movs	r0, #225	; 0xe1
 8000792:	f000 fa45 	bl	8000c20 <write_cmd>
	write_data(0x0C);
 8000796:	200c      	movs	r0, #12
 8000798:	f000 fa52 	bl	8000c40 <write_data>
	write_data(0x23);
 800079c:	2023      	movs	r0, #35	; 0x23
 800079e:	f000 fa4f 	bl	8000c40 <write_data>
	write_data(0x26);
 80007a2:	2026      	movs	r0, #38	; 0x26
 80007a4:	f000 fa4c 	bl	8000c40 <write_data>
	write_data(0x04);
 80007a8:	2004      	movs	r0, #4
 80007aa:	f000 fa49 	bl	8000c40 <write_data>
	write_data(0x0C);
 80007ae:	200c      	movs	r0, #12
 80007b0:	f000 fa46 	bl	8000c40 <write_data>
	write_data(0x04);
 80007b4:	2004      	movs	r0, #4
 80007b6:	f000 fa43 	bl	8000c40 <write_data>
	write_data(0x39);
 80007ba:	2039      	movs	r0, #57	; 0x39
 80007bc:	f000 fa40 	bl	8000c40 <write_data>
	write_data(0x24);
 80007c0:	2024      	movs	r0, #36	; 0x24
 80007c2:	f000 fa3d 	bl	8000c40 <write_data>
	write_data(0x4B);
 80007c6:	204b      	movs	r0, #75	; 0x4b
 80007c8:	f000 fa3a 	bl	8000c40 <write_data>
	write_data(0x03);
 80007cc:	2003      	movs	r0, #3
 80007ce:	f000 fa37 	bl	8000c40 <write_data>
	write_data(0x0B);
 80007d2:	200b      	movs	r0, #11
 80007d4:	f000 fa34 	bl	8000c40 <write_data>
	write_data(0x0B);
 80007d8:	200b      	movs	r0, #11
 80007da:	f000 fa31 	bl	8000c40 <write_data>
	write_data(0x33);
 80007de:	2033      	movs	r0, #51	; 0x33
 80007e0:	f000 fa2e 	bl	8000c40 <write_data>
	write_data(0x37);
 80007e4:	2037      	movs	r0, #55	; 0x37
 80007e6:	f000 fa2b 	bl	8000c40 <write_data>
	write_data(0x0F);
 80007ea:	200f      	movs	r0, #15
 80007ec:	f000 fa28 	bl	8000c40 <write_data>

	write_cmd(0x2a);//
 80007f0:	202a      	movs	r0, #42	; 0x2a
 80007f2:	f000 fa15 	bl	8000c20 <write_cmd>
	write_data(0x00);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f000 fa22 	bl	8000c40 <write_data>
	write_data(0x00);
 80007fc:	2000      	movs	r0, #0
 80007fe:	f000 fa1f 	bl	8000c40 <write_data>
	write_data(0x00);
 8000802:	2000      	movs	r0, #0
 8000804:	f000 fa1c 	bl	8000c40 <write_data>
	write_data(0xef);
 8000808:	20ef      	movs	r0, #239	; 0xef
 800080a:	f000 fa19 	bl	8000c40 <write_data>

	write_cmd(0x2b); //
 800080e:	202b      	movs	r0, #43	; 0x2b
 8000810:	f000 fa06 	bl	8000c20 <write_cmd>
	write_data(0x00);
 8000814:	2000      	movs	r0, #0
 8000816:	f000 fa13 	bl	8000c40 <write_data>
	write_data(0x00);
 800081a:	2000      	movs	r0, #0
 800081c:	f000 fa10 	bl	8000c40 <write_data>
	write_data(0x01);
 8000820:	2001      	movs	r0, #1
 8000822:	f000 fa0d 	bl	8000c40 <write_data>
	write_data(0x3f);
 8000826:	203f      	movs	r0, #63	; 0x3f
 8000828:	f000 fa0a 	bl	8000c40 <write_data>

	write_cmd(0x29);
 800082c:	2029      	movs	r0, #41	; 0x29
 800082e:	f000 f9f7 	bl	8000c20 <write_cmd>
	HAL_Delay(10);
 8000832:	200a      	movs	r0, #10
 8000834:	f001 fb68 	bl	8001f08 <HAL_Delay>
	write_cmd(0x2C);
 8000838:	202c      	movs	r0, #44	; 0x2c
 800083a:	f000 f9f1 	bl	8000c20 <write_cmd>

	lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_BLACK);
 800083e:	2300      	movs	r3, #0
 8000840:	9300      	str	r3, [sp, #0]
 8000842:	2378      	movs	r3, #120	; 0x78
 8000844:	22a0      	movs	r2, #160	; 0xa0
 8000846:	2100      	movs	r1, #0
 8000848:	2000      	movs	r0, #0
 800084a:	f000 f8a5 	bl	8000998 <lcd_ILI_draw_rect>
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 800084e:	2377      	movs	r3, #119	; 0x77
 8000850:	229f      	movs	r2, #159	; 0x9f
 8000852:	2100      	movs	r1, #0
 8000854:	2000      	movs	r0, #0
 8000856:	f000 f805 	bl	8000864 <lcd_ILI_set_write_area>

}
 800085a:	bf00      	nop
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40020400 	.word	0x40020400

08000864 <lcd_ILI_set_write_area>:

void lcd_ILI_set_write_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4604      	mov	r4, r0
 800086c:	4608      	mov	r0, r1
 800086e:	4611      	mov	r1, r2
 8000870:	461a      	mov	r2, r3
 8000872:	4623      	mov	r3, r4
 8000874:	80fb      	strh	r3, [r7, #6]
 8000876:	4603      	mov	r3, r0
 8000878:	80bb      	strh	r3, [r7, #4]
 800087a:	460b      	mov	r3, r1
 800087c:	807b      	strh	r3, [r7, #2]
 800087e:	4613      	mov	r3, r2
 8000880:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 8000882:	202a      	movs	r0, #42	; 0x2a
 8000884:	f000 f9cc 	bl	8000c20 <write_cmd>
	write_data(xStart >> 8);
 8000888:	88fb      	ldrh	r3, [r7, #6]
 800088a:	0a1b      	lsrs	r3, r3, #8
 800088c:	b29b      	uxth	r3, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f000 f9d6 	bl	8000c40 <write_data>
	write_data(xStart & 0xff);
 8000894:	88fb      	ldrh	r3, [r7, #6]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	b29b      	uxth	r3, r3
 800089a:	4618      	mov	r0, r3
 800089c:	f000 f9d0 	bl	8000c40 <write_data>
	write_data(xEnd >> 8);
 80008a0:	887b      	ldrh	r3, [r7, #2]
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	4618      	mov	r0, r3
 80008a8:	f000 f9ca 	bl	8000c40 <write_data>
	write_data(xEnd & 0xff);
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f9c4 	bl	8000c40 <write_data>

	write_cmd(0x2b);
 80008b8:	202b      	movs	r0, #43	; 0x2b
 80008ba:	f000 f9b1 	bl	8000c20 <write_cmd>
	write_data(yStart >> 8);
 80008be:	88bb      	ldrh	r3, [r7, #4]
 80008c0:	0a1b      	lsrs	r3, r3, #8
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 f9bb 	bl	8000c40 <write_data>
	write_data(yStart & 0xff);
 80008ca:	88bb      	ldrh	r3, [r7, #4]
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f9b5 	bl	8000c40 <write_data>
	write_data(yEnd >> 8);
 80008d6:	883b      	ldrh	r3, [r7, #0]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	b29b      	uxth	r3, r3
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f9af 	bl	8000c40 <write_data>
	write_data(yEnd & 0xff);
 80008e2:	883b      	ldrh	r3, [r7, #0]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 f9a9 	bl	8000c40 <write_data>

	write_cmd(0x2c); // set cmd for writing
 80008ee:	202c      	movs	r0, #44	; 0x2c
 80008f0:	f000 f996 	bl	8000c20 <write_cmd>
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd90      	pop	{r4, r7, pc}

080008fc <lcd_ILI_set_read_area>:

void lcd_ILI_set_read_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4604      	mov	r4, r0
 8000904:	4608      	mov	r0, r1
 8000906:	4611      	mov	r1, r2
 8000908:	461a      	mov	r2, r3
 800090a:	4623      	mov	r3, r4
 800090c:	80fb      	strh	r3, [r7, #6]
 800090e:	4603      	mov	r3, r0
 8000910:	80bb      	strh	r3, [r7, #4]
 8000912:	460b      	mov	r3, r1
 8000914:	807b      	strh	r3, [r7, #2]
 8000916:	4613      	mov	r3, r2
 8000918:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 800091a:	202a      	movs	r0, #42	; 0x2a
 800091c:	f000 f980 	bl	8000c20 <write_cmd>
	write_data(xStart >> 8);
 8000920:	88fb      	ldrh	r3, [r7, #6]
 8000922:	0a1b      	lsrs	r3, r3, #8
 8000924:	b29b      	uxth	r3, r3
 8000926:	4618      	mov	r0, r3
 8000928:	f000 f98a 	bl	8000c40 <write_data>
	write_data(xStart & 0xff);
 800092c:	88fb      	ldrh	r3, [r7, #6]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	b29b      	uxth	r3, r3
 8000932:	4618      	mov	r0, r3
 8000934:	f000 f984 	bl	8000c40 <write_data>
	write_data(xEnd >> 8);
 8000938:	887b      	ldrh	r3, [r7, #2]
 800093a:	0a1b      	lsrs	r3, r3, #8
 800093c:	b29b      	uxth	r3, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f000 f97e 	bl	8000c40 <write_data>
	write_data(xEnd & 0xff);
 8000944:	887b      	ldrh	r3, [r7, #2]
 8000946:	b2db      	uxtb	r3, r3
 8000948:	b29b      	uxth	r3, r3
 800094a:	4618      	mov	r0, r3
 800094c:	f000 f978 	bl	8000c40 <write_data>

	write_cmd(0x2b);
 8000950:	202b      	movs	r0, #43	; 0x2b
 8000952:	f000 f965 	bl	8000c20 <write_cmd>
	write_data(yStart >> 8);
 8000956:	88bb      	ldrh	r3, [r7, #4]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	b29b      	uxth	r3, r3
 800095c:	4618      	mov	r0, r3
 800095e:	f000 f96f 	bl	8000c40 <write_data>
	write_data(yStart & 0xff);
 8000962:	88bb      	ldrh	r3, [r7, #4]
 8000964:	b2db      	uxtb	r3, r3
 8000966:	b29b      	uxth	r3, r3
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f969 	bl	8000c40 <write_data>
	write_data(yEnd >> 8);
 800096e:	883b      	ldrh	r3, [r7, #0]
 8000970:	0a1b      	lsrs	r3, r3, #8
 8000972:	b29b      	uxth	r3, r3
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f963 	bl	8000c40 <write_data>
	write_data(yEnd & 0xff);
 800097a:	883b      	ldrh	r3, [r7, #0]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	b29b      	uxth	r3, r3
 8000980:	4618      	mov	r0, r3
 8000982:	f000 f95d 	bl	8000c40 <write_data>

	write_cmd(0x2e); // set cmd for reading
 8000986:	202e      	movs	r0, #46	; 0x2e
 8000988:	f000 f94a 	bl	8000c20 <write_cmd>

	// the first read is invalid
	read_data();
 800098c:	f000 f968 	bl	8000c60 <read_data>
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bd90      	pop	{r4, r7, pc}

08000998 <lcd_ILI_draw_rect>:

void lcd_ILI_draw_rect(uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height, uint16_t color)
{
 8000998:	b590      	push	{r4, r7, lr}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	4604      	mov	r4, r0
 80009a0:	4608      	mov	r0, r1
 80009a2:	4611      	mov	r1, r2
 80009a4:	461a      	mov	r2, r3
 80009a6:	4623      	mov	r3, r4
 80009a8:	80fb      	strh	r3, [r7, #6]
 80009aa:	4603      	mov	r3, r0
 80009ac:	80bb      	strh	r3, [r7, #4]
 80009ae:	460b      	mov	r3, r1
 80009b0:	807b      	strh	r3, [r7, #2]
 80009b2:	4613      	mov	r3, r2
 80009b4:	803b      	strh	r3, [r7, #0]
	lcd_ILI_set_write_area(xStart, yStart, xStart + width - 1, yStart + height - 1);
 80009b6:	88fa      	ldrh	r2, [r7, #6]
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	4413      	add	r3, r2
 80009bc:	b29b      	uxth	r3, r3
 80009be:	3b01      	subs	r3, #1
 80009c0:	b29c      	uxth	r4, r3
 80009c2:	88ba      	ldrh	r2, [r7, #4]
 80009c4:	883b      	ldrh	r3, [r7, #0]
 80009c6:	4413      	add	r3, r2
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	3b01      	subs	r3, #1
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	88b9      	ldrh	r1, [r7, #4]
 80009d0:	88f8      	ldrh	r0, [r7, #6]
 80009d2:	4622      	mov	r2, r4
 80009d4:	f7ff ff46 	bl	8000864 <lcd_ILI_set_write_area>
	for( uint16_t y = 0; y < height; y++ ){
 80009d8:	2300      	movs	r3, #0
 80009da:	81fb      	strh	r3, [r7, #14]
 80009dc:	e00f      	b.n	80009fe <lcd_ILI_draw_rect+0x66>
		for( uint16_t x = 0; x < width; x++ ){
 80009de:	2300      	movs	r3, #0
 80009e0:	81bb      	strh	r3, [r7, #12]
 80009e2:	e005      	b.n	80009f0 <lcd_ILI_draw_rect+0x58>
		//      write_data(color >> 8);
		//      write_data(color);
		  LCD_DATA = color;
 80009e4:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <lcd_ILI_draw_rect+0x78>)
 80009e6:	8c3b      	ldrh	r3, [r7, #32]
 80009e8:	8013      	strh	r3, [r2, #0]
		for( uint16_t x = 0; x < width; x++ ){
 80009ea:	89bb      	ldrh	r3, [r7, #12]
 80009ec:	3301      	adds	r3, #1
 80009ee:	81bb      	strh	r3, [r7, #12]
 80009f0:	89ba      	ldrh	r2, [r7, #12]
 80009f2:	887b      	ldrh	r3, [r7, #2]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d3f5      	bcc.n	80009e4 <lcd_ILI_draw_rect+0x4c>
	for( uint16_t y = 0; y < height; y++ ){
 80009f8:	89fb      	ldrh	r3, [r7, #14]
 80009fa:	3301      	adds	r3, #1
 80009fc:	81fb      	strh	r3, [r7, #14]
 80009fe:	89fa      	ldrh	r2, [r7, #14]
 8000a00:	883b      	ldrh	r3, [r7, #0]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d3eb      	bcc.n	80009de <lcd_ILI_draw_rect+0x46>
		}
	}
}
 8000a06:	bf00      	nop
 8000a08:	bf00      	nop
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd90      	pop	{r4, r7, pc}
 8000a10:	60040000 	.word	0x60040000

08000a14 <lcd_ILI_get_draw_addr>:
        str++;
    }
}

uint16_t* lcd_ILI_get_draw_addr()
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 8000a18:	2377      	movs	r3, #119	; 0x77
 8000a1a:	229f      	movs	r2, #159	; 0x9f
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f7ff ff20 	bl	8000864 <lcd_ILI_set_write_area>
	return (uint16_t*)LCD_DATA_ADDR;
 8000a24:	4b01      	ldr	r3, [pc, #4]	; (8000a2c <lcd_ILI_get_draw_addr+0x18>)
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	60040000 	.word	0x60040000

08000a30 <lcd_ILI_get_subframe_Grey>:
                (b2 >> 3);
        }
}

void lcd_ILI_get_subframe_Grey(uint8_t *grey_buf, uint16_t w, uint16_t h)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b08b      	sub	sp, #44	; 0x2c
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	460b      	mov	r3, r1
 8000a3a:	807b      	strh	r3, [r7, #2]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	803b      	strh	r3, [r7, #0]
	uint16_t x0 = (LCD_ILI_WIDTH  - w) / 2;
 8000a40:	887b      	ldrh	r3, [r7, #2]
 8000a42:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000a46:	0fda      	lsrs	r2, r3, #31
 8000a48:	4413      	add	r3, r2
 8000a4a:	105b      	asrs	r3, r3, #1
 8000a4c:	83fb      	strh	r3, [r7, #30]
	uint16_t y0 = (LCD_ILI_HEIGHT - h) / 2;
 8000a4e:	883b      	ldrh	r3, [r7, #0]
 8000a50:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000a54:	0fda      	lsrs	r2, r3, #31
 8000a56:	4413      	add	r3, r2
 8000a58:	105b      	asrs	r3, r3, #1
 8000a5a:	83bb      	strh	r3, [r7, #28]

	uint32_t idx = 0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	627b      	str	r3, [r7, #36]	; 0x24

	lcd_ILI_set_read_area(
		x0, y0,
		x0 + w - 1,
 8000a60:	8bfa      	ldrh	r2, [r7, #30]
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	4413      	add	r3, r2
 8000a66:	b29b      	uxth	r3, r3
	lcd_ILI_set_read_area(
 8000a68:	3b01      	subs	r3, #1
 8000a6a:	b29c      	uxth	r4, r3
		y0 + h - 1
 8000a6c:	8bba      	ldrh	r2, [r7, #28]
 8000a6e:	883b      	ldrh	r3, [r7, #0]
 8000a70:	4413      	add	r3, r2
 8000a72:	b29b      	uxth	r3, r3
	lcd_ILI_set_read_area(
 8000a74:	3b01      	subs	r3, #1
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	8bb9      	ldrh	r1, [r7, #28]
 8000a7a:	8bf8      	ldrh	r0, [r7, #30]
 8000a7c:	4622      	mov	r2, r4
 8000a7e:	f7ff ff3d 	bl	80008fc <lcd_ILI_set_read_area>
	);

	for (uint32_t i = 0; i < (w * h) / 2; i++)
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
 8000a86:	e052      	b.n	8000b2e <lcd_ILI_get_subframe_Grey+0xfe>
	{
		uint16_t d0 = read_data();
 8000a88:	f000 f8ea 	bl	8000c60 <read_data>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	837b      	strh	r3, [r7, #26]
		uint16_t d1 = read_data();
 8000a90:	f000 f8e6 	bl	8000c60 <read_data>
 8000a94:	4603      	mov	r3, r0
 8000a96:	833b      	strh	r3, [r7, #24]
		uint16_t d2 = read_data();
 8000a98:	f000 f8e2 	bl	8000c60 <read_data>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	82fb      	strh	r3, [r7, #22]

		// unpack RGB666 â†’ RGB888 (2 pixels)
		uint8_t r1 = d0 >> 8;
 8000aa0:	8b7b      	ldrh	r3, [r7, #26]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	757b      	strb	r3, [r7, #21]
		uint8_t g1 = d0 & 0xFF;
 8000aa8:	8b7b      	ldrh	r3, [r7, #26]
 8000aaa:	753b      	strb	r3, [r7, #20]
		uint8_t b1 = d1 >> 8;
 8000aac:	8b3b      	ldrh	r3, [r7, #24]
 8000aae:	0a1b      	lsrs	r3, r3, #8
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	74fb      	strb	r3, [r7, #19]

		uint8_t r2 = d1 & 0xFF;
 8000ab4:	8b3b      	ldrh	r3, [r7, #24]
 8000ab6:	74bb      	strb	r3, [r7, #18]
		uint8_t g2 = d2 >> 8;
 8000ab8:	8afb      	ldrh	r3, [r7, #22]
 8000aba:	0a1b      	lsrs	r3, r3, #8
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	747b      	strb	r3, [r7, #17]
		uint8_t b2 = d2 & 0xFF;
 8000ac0:	8afb      	ldrh	r3, [r7, #22]
 8000ac2:	743b      	strb	r3, [r7, #16]

		// luminance
		uint8_t pix1 = (77*r1 + 150*g1 + 29*b1) >> 8;
 8000ac4:	7d7b      	ldrb	r3, [r7, #21]
 8000ac6:	224d      	movs	r2, #77	; 0x4d
 8000ac8:	fb02 f203 	mul.w	r2, r2, r3
 8000acc:	7d3b      	ldrb	r3, [r7, #20]
 8000ace:	2196      	movs	r1, #150	; 0x96
 8000ad0:	fb01 f303 	mul.w	r3, r1, r3
 8000ad4:	18d1      	adds	r1, r2, r3
 8000ad6:	7cfa      	ldrb	r2, [r7, #19]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	00db      	lsls	r3, r3, #3
 8000adc:	1a9b      	subs	r3, r3, r2
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	4413      	add	r3, r2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	121b      	asrs	r3, r3, #8
 8000ae6:	73fb      	strb	r3, [r7, #15]
		uint8_t pix2 = (77*r2 + 150*g2 + 29*b2) >> 8;
 8000ae8:	7cbb      	ldrb	r3, [r7, #18]
 8000aea:	224d      	movs	r2, #77	; 0x4d
 8000aec:	fb02 f203 	mul.w	r2, r2, r3
 8000af0:	7c7b      	ldrb	r3, [r7, #17]
 8000af2:	2196      	movs	r1, #150	; 0x96
 8000af4:	fb01 f303 	mul.w	r3, r1, r3
 8000af8:	18d1      	adds	r1, r2, r3
 8000afa:	7c3a      	ldrb	r2, [r7, #16]
 8000afc:	4613      	mov	r3, r2
 8000afe:	00db      	lsls	r3, r3, #3
 8000b00:	1a9b      	subs	r3, r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	440b      	add	r3, r1
 8000b08:	121b      	asrs	r3, r3, #8
 8000b0a:	73bb      	strb	r3, [r7, #14]

		// pack back to RGB565 (R=G=B=Y)
		grey_buf[idx++] = pix1;
 8000b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	627a      	str	r2, [r7, #36]	; 0x24
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	4413      	add	r3, r2
 8000b16:	7bfa      	ldrb	r2, [r7, #15]
 8000b18:	701a      	strb	r2, [r3, #0]
		grey_buf[idx++] = pix2;
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1c:	1c5a      	adds	r2, r3, #1
 8000b1e:	627a      	str	r2, [r7, #36]	; 0x24
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	4413      	add	r3, r2
 8000b24:	7bba      	ldrb	r2, [r7, #14]
 8000b26:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < (w * h) / 2; i++)
 8000b28:	6a3b      	ldr	r3, [r7, #32]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	623b      	str	r3, [r7, #32]
 8000b2e:	887b      	ldrh	r3, [r7, #2]
 8000b30:	883a      	ldrh	r2, [r7, #0]
 8000b32:	fb02 f303 	mul.w	r3, r2, r3
 8000b36:	0fda      	lsrs	r2, r3, #31
 8000b38:	4413      	add	r3, r2
 8000b3a:	105b      	asrs	r3, r3, #1
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	6a3b      	ldr	r3, [r7, #32]
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d3a1      	bcc.n	8000a88 <lcd_ILI_get_subframe_Grey+0x58>
	}
}
 8000b44:	bf00      	nop
 8000b46:	bf00      	nop
 8000b48:	372c      	adds	r7, #44	; 0x2c
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd90      	pop	{r4, r7, pc}
	...

08000b50 <lcd_ILI_display_frame_Grey>:
    }
}


void lcd_ILI_display_frame_Grey(uint8_t *grey_buf, uint16_t buf_width, uint16_t buf_height)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b087      	sub	sp, #28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	807b      	strh	r3, [r7, #2]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	803b      	strh	r3, [r7, #0]
    // Center the frame on the LCD
    uint16_t xStart = (LCD_ILI_WIDTH  - buf_width) / 2;
 8000b60:	887b      	ldrh	r3, [r7, #2]
 8000b62:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000b66:	0fda      	lsrs	r2, r3, #31
 8000b68:	4413      	add	r3, r2
 8000b6a:	105b      	asrs	r3, r3, #1
 8000b6c:	827b      	strh	r3, [r7, #18]
    uint16_t yStart = (LCD_ILI_HEIGHT - buf_height) / 2;
 8000b6e:	883b      	ldrh	r3, [r7, #0]
 8000b70:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000b74:	0fda      	lsrs	r2, r3, #31
 8000b76:	4413      	add	r3, r2
 8000b78:	105b      	asrs	r3, r3, #1
 8000b7a:	823b      	strh	r3, [r7, #16]

    // Display each line separately
    for (uint16_t y = 0; y < buf_height; y++)
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	82fb      	strh	r3, [r7, #22]
 8000b80:	e043      	b.n	8000c0a <lcd_ILI_display_frame_Grey+0xba>
    {
        // Set write area for this line only
        lcd_ILI_set_write_area(xStart, yStart + y, xStart + buf_width - 1, yStart + y);
 8000b82:	8a3a      	ldrh	r2, [r7, #16]
 8000b84:	8afb      	ldrh	r3, [r7, #22]
 8000b86:	4413      	add	r3, r2
 8000b88:	b299      	uxth	r1, r3
 8000b8a:	8a7a      	ldrh	r2, [r7, #18]
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	4413      	add	r3, r2
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	3b01      	subs	r3, #1
 8000b94:	b29c      	uxth	r4, r3
 8000b96:	8a3a      	ldrh	r2, [r7, #16]
 8000b98:	8afb      	ldrh	r3, [r7, #22]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	8a78      	ldrh	r0, [r7, #18]
 8000ba0:	4622      	mov	r2, r4
 8000ba2:	f7ff fe5f 	bl	8000864 <lcd_ILI_set_write_area>

        // Write pixels for this line
        for (uint16_t x = 0; x < buf_width; x++)
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	82bb      	strh	r3, [r7, #20]
 8000baa:	e027      	b.n	8000bfc <lcd_ILI_display_frame_Grey+0xac>
        {
            uint8_t grey_pix = grey_buf[y * buf_width + x];
 8000bac:	8afb      	ldrh	r3, [r7, #22]
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	fb02 f203 	mul.w	r2, r2, r3
 8000bb4:	8abb      	ldrh	r3, [r7, #20]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	461a      	mov	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	73fb      	strb	r3, [r7, #15]

            // Convert grayscale to RGB565
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	b21b      	sxth	r3, r3
 8000bc8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000bcc:	f023 0307 	bic.w	r3, r3, #7
 8000bd0:	b21a      	sxth	r2, r3
                           ((grey_pix & 0xFC) << 3) |
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	00db      	lsls	r3, r3, #3
 8000bd6:	b21b      	sxth	r3, r3
 8000bd8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000bdc:	b21b      	sxth	r3, r3
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000bde:	4313      	orrs	r3, r2
 8000be0:	b21a      	sxth	r2, r3
                           ((grey_pix & 0xFC) << 3) |
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	08db      	lsrs	r3, r3, #3
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	4313      	orrs	r3, r2
 8000bec:	b21b      	sxth	r3, r3
            uint16_t rgb = ((grey_pix & 0xF8) << 8) |
 8000bee:	81bb      	strh	r3, [r7, #12]
                           (grey_pix >> 3);

            LCD_DATA = rgb;
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <lcd_ILI_display_frame_Grey+0xcc>)
 8000bf2:	89bb      	ldrh	r3, [r7, #12]
 8000bf4:	8013      	strh	r3, [r2, #0]
        for (uint16_t x = 0; x < buf_width; x++)
 8000bf6:	8abb      	ldrh	r3, [r7, #20]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	82bb      	strh	r3, [r7, #20]
 8000bfc:	8aba      	ldrh	r2, [r7, #20]
 8000bfe:	887b      	ldrh	r3, [r7, #2]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d3d3      	bcc.n	8000bac <lcd_ILI_display_frame_Grey+0x5c>
    for (uint16_t y = 0; y < buf_height; y++)
 8000c04:	8afb      	ldrh	r3, [r7, #22]
 8000c06:	3301      	adds	r3, #1
 8000c08:	82fb      	strh	r3, [r7, #22]
 8000c0a:	8afa      	ldrh	r2, [r7, #22]
 8000c0c:	883b      	ldrh	r3, [r7, #0]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d3b7      	bcc.n	8000b82 <lcd_ILI_display_frame_Grey+0x32>

            // Optional: tiny delay to stabilize FSMC / LCD
            // __NOP();
        }
    }
}
 8000c12:	bf00      	nop
 8000c14:	bf00      	nop
 8000c16:	371c      	adds	r7, #28
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd90      	pop	{r4, r7, pc}
 8000c1c:	60040000 	.word	0x60040000

08000c20 <write_cmd>:
    }
}

/*** Internal Function Defines ***/
inline static void write_cmd(uint16_t cmd)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	80fb      	strh	r3, [r7, #6]
	LCD_CMD = cmd;
 8000c2a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	8013      	strh	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <write_data>:

inline static void write_data(uint16_t data)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	80fb      	strh	r3, [r7, #6]
	LCD_DATA = data;
 8000c4a:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <write_data+0x1c>)
 8000c4c:	88fb      	ldrh	r3, [r7, #6]
 8000c4e:	8013      	strh	r3, [r2, #0]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	60040000 	.word	0x60040000

08000c60 <read_data>:

inline static uint16_t read_data()
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
	uint16_t data = LCD_DATA;
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <read_data+0x1c>)
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	80fb      	strh	r3, [r7, #6]
	return data;
 8000c6c:	88fb      	ldrh	r3, [r7, #6]
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	60040000 	.word	0x60040000

08000c80 <HAL_TIM_IC_CaptureCallback>:
	{HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin,  &htim8, TIM_CHANNEL_1}
};

// ======================= CALLBACK ===========================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
    // 1) Map htim->Channel (HAL_TIM_ACTIVE_CHANNEL_x) â†’ TIM_CHANNEL_x
    uint32_t active_channel = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]

    switch(htim->Channel)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	7f1b      	ldrb	r3, [r3, #28]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	2b07      	cmp	r3, #7
 8000c94:	f200 817a 	bhi.w	8000f8c <HAL_TIM_IC_CaptureCallback+0x30c>
 8000c98:	a201      	add	r2, pc, #4	; (adr r2, 8000ca0 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c9e:	bf00      	nop
 8000ca0:	08000cc1 	.word	0x08000cc1
 8000ca4:	08000cc7 	.word	0x08000cc7
 8000ca8:	08000f8d 	.word	0x08000f8d
 8000cac:	08000ccd 	.word	0x08000ccd
 8000cb0:	08000f8d 	.word	0x08000f8d
 8000cb4:	08000f8d 	.word	0x08000f8d
 8000cb8:	08000f8d 	.word	0x08000f8d
 8000cbc:	08000cd3 	.word	0x08000cd3
    {
        case HAL_TIM_ACTIVE_CHANNEL_1: active_channel = TIM_CHANNEL_1; break;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e008      	b.n	8000cd8 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_2: active_channel = TIM_CHANNEL_2; break;
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	617b      	str	r3, [r7, #20]
 8000cca:	e005      	b.n	8000cd8 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_3: active_channel = TIM_CHANNEL_3; break;
 8000ccc:	2308      	movs	r3, #8
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	e002      	b.n	8000cd8 <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_4: active_channel = TIM_CHANNEL_4; break;
 8000cd2:	230c      	movs	r3, #12
 8000cd4:	617b      	str	r3, [r7, #20]
 8000cd6:	bf00      	nop
        default: return;    // KhÃ´ng khá»›p thÃ¬ thoÃ¡t
    }

    // 2) TÃ¬m sensor tÆ°Æ¡ng á»©ng
    for(int i = 0; i < 1; i++)
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	e151      	b.n	8000f82 <HAL_TIM_IC_CaptureCallback+0x302>
    {
        Sensor_t *s = &sensors[i];
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	4413      	add	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4a99      	ldr	r2, [pc, #612]	; (8000f50 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8000cea:	4413      	add	r3, r2
 8000cec:	60bb      	str	r3, [r7, #8]

        // so sÃ¡nh timer vÃ  channel
        if(htim == s->htim && active_channel == s->TIM_Channel)
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	687a      	ldr	r2, [r7, #4]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	f040 8141 	bne.w	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f040 813b 	bne.w	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
        {
            if(s->Is_First_Captured == 0)
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	7f1b      	ldrb	r3, [r3, #28]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d16a      	bne.n	8000de4 <HAL_TIM_IC_CaptureCallback+0x164>
            {
                s->IC_Value1 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	4619      	mov	r1, r3
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f006 fef9 	bl	8007b0c <HAL_TIM_ReadCapturedValue>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	611a      	str	r2, [r3, #16]
                s->Is_First_Captured = 1;
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	2201      	movs	r2, #1
 8000d24:	771a      	strb	r2, [r3, #28]

                // Ä‘á»•i sang báº¯t FALLING
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d108      	bne.n	8000d40 <HAL_TIM_IC_CaptureCallback+0xc0>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	6a1a      	ldr	r2, [r3, #32]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f022 020a 	bic.w	r2, r2, #10
 8000d3c:	621a      	str	r2, [r3, #32]
 8000d3e:	e021      	b.n	8000d84 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	2b04      	cmp	r3, #4
 8000d46:	d108      	bne.n	8000d5a <HAL_TIM_IC_CaptureCallback+0xda>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000d56:	6213      	str	r3, [r2, #32]
 8000d58:	e014      	b.n	8000d84 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	2b08      	cmp	r3, #8
 8000d60:	d108      	bne.n	8000d74 <HAL_TIM_IC_CaptureCallback+0xf4>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	6812      	ldr	r2, [r2, #0]
 8000d6c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000d70:	6213      	str	r3, [r2, #32]
 8000d72:	e007      	b.n	8000d84 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	6a1b      	ldr	r3, [r3, #32]
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	6812      	ldr	r2, [r2, #0]
 8000d7e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000d82:	6213      	str	r3, [r2, #32]
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d108      	bne.n	8000d9e <HAL_TIM_IC_CaptureCallback+0x11e>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	6a1a      	ldr	r2, [r3, #32]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0202 	orr.w	r2, r2, #2
 8000d9a:	621a      	str	r2, [r3, #32]
 8000d9c:	e0ee      	b.n	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b04      	cmp	r3, #4
 8000da4:	d108      	bne.n	8000db8 <HAL_TIM_IC_CaptureCallback+0x138>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	f043 0320 	orr.w	r3, r3, #32
 8000db4:	6213      	str	r3, [r2, #32]
 8000db6:	e0e1      	b.n	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	2b08      	cmp	r3, #8
 8000dbe:	d108      	bne.n	8000dd2 <HAL_TIM_IC_CaptureCallback+0x152>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	6a1b      	ldr	r3, [r3, #32]
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	6812      	ldr	r2, [r2, #0]
 8000dca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dce:	6213      	str	r3, [r2, #32]
 8000dd0:	e0d4      	b.n	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	6812      	ldr	r2, [r2, #0]
 8000ddc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000de0:	6213      	str	r3, [r2, #32]
 8000de2:	e0cb      	b.n	8000f7c <HAL_TIM_IC_CaptureCallback+0x2fc>
            }
            else
            {
                s->IC_Value2 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	4619      	mov	r1, r3
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f006 fe8e 	bl	8007b0c <HAL_TIM_ReadCapturedValue>
 8000df0:	4602      	mov	r2, r0
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	615a      	str	r2, [r3, #20]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24

                if(s->IC_Value2 >= s->IC_Value1)
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	695a      	ldr	r2, [r3, #20]
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	691b      	ldr	r3, [r3, #16]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d307      	bcc.n	8000e1a <HAL_TIM_IC_CaptureCallback+0x19a>
                    s->Difference = s->IC_Value2 - s->IC_Value1;
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	695a      	ldr	r2, [r3, #20]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	691b      	ldr	r3, [r3, #16]
 8000e12:	1ad2      	subs	r2, r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	619a      	str	r2, [r3, #24]
 8000e18:	e009      	b.n	8000e2e <HAL_TIM_IC_CaptureCallback+0x1ae>
                else
                    s->Difference = (0xFFFF - s->IC_Value1) + s->IC_Value2;
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	695a      	ldr	r2, [r3, #20]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	691b      	ldr	r3, [r3, #16]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e28:	33ff      	adds	r3, #255	; 0xff
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	6193      	str	r3, [r2, #24]

                s->Distance = s->Difference * 0.034f / 2.0f;
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	ee07 3a90 	vmov	s15, r3
 8000e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e3a:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8000f54 <HAL_TIM_IC_CaptureCallback+0x2d4>
 8000e3e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e42:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	edc3 7a08 	vstr	s15, [r3, #32]
                s->Is_First_Captured = 0;
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2200      	movs	r2, #0
 8000e54:	771a      	strb	r2, [r3, #28]

                // Reset polarity vá» RISING Ä‘á»ƒ chuáº©n bá»‹ cho láº§n Ä‘o má»›i
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d108      	bne.n	8000e70 <HAL_TIM_IC_CaptureCallback+0x1f0>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	6a1a      	ldr	r2, [r3, #32]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f022 020a 	bic.w	r2, r2, #10
 8000e6c:	621a      	str	r2, [r3, #32]
 8000e6e:	e021      	b.n	8000eb4 <HAL_TIM_IC_CaptureCallback+0x234>
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d108      	bne.n	8000e8a <HAL_TIM_IC_CaptureCallback+0x20a>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	6a1b      	ldr	r3, [r3, #32]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6812      	ldr	r2, [r2, #0]
 8000e82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000e86:	6213      	str	r3, [r2, #32]
 8000e88:	e014      	b.n	8000eb4 <HAL_TIM_IC_CaptureCallback+0x234>
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	2b08      	cmp	r3, #8
 8000e90:	d108      	bne.n	8000ea4 <HAL_TIM_IC_CaptureCallback+0x224>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	6a1b      	ldr	r3, [r3, #32]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000ea0:	6213      	str	r3, [r2, #32]
 8000ea2:	e007      	b.n	8000eb4 <HAL_TIM_IC_CaptureCallback+0x234>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6a1b      	ldr	r3, [r3, #32]
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	6812      	ldr	r2, [r2, #0]
 8000eae:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000eb2:	6213      	str	r3, [r2, #32]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <HAL_TIM_IC_CaptureCallback+0x24a>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6a12      	ldr	r2, [r2, #32]
 8000ec6:	621a      	str	r2, [r3, #32]
 8000ec8:	e01b      	b.n	8000f02 <HAL_TIM_IC_CaptureCallback+0x282>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	d106      	bne.n	8000ee0 <HAL_TIM_IC_CaptureCallback+0x260>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	6812      	ldr	r2, [r2, #0]
 8000eda:	6a1b      	ldr	r3, [r3, #32]
 8000edc:	6213      	str	r3, [r2, #32]
 8000ede:	e010      	b.n	8000f02 <HAL_TIM_IC_CaptureCallback+0x282>
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	2b08      	cmp	r3, #8
 8000ee6:	d106      	bne.n	8000ef6 <HAL_TIM_IC_CaptureCallback+0x276>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	6812      	ldr	r2, [r2, #0]
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	6213      	str	r3, [r2, #32]
 8000ef4:	e005      	b.n	8000f02 <HAL_TIM_IC_CaptureCallback+0x282>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	6812      	ldr	r2, [r2, #0]
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	6213      	str	r3, [r2, #32]

                // disable interrupt (logic gá»‘c cá»§a báº¡n)
                uint32_t it = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
                switch(s->TIM_Channel)
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	2b0c      	cmp	r3, #12
 8000f0c:	d82d      	bhi.n	8000f6a <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000f0e:	a201      	add	r2, pc, #4	; (adr r2, 8000f14 <HAL_TIM_IC_CaptureCallback+0x294>)
 8000f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f14:	08000f49 	.word	0x08000f49
 8000f18:	08000f6b 	.word	0x08000f6b
 8000f1c:	08000f6b 	.word	0x08000f6b
 8000f20:	08000f6b 	.word	0x08000f6b
 8000f24:	08000f59 	.word	0x08000f59
 8000f28:	08000f6b 	.word	0x08000f6b
 8000f2c:	08000f6b 	.word	0x08000f6b
 8000f30:	08000f6b 	.word	0x08000f6b
 8000f34:	08000f5f 	.word	0x08000f5f
 8000f38:	08000f6b 	.word	0x08000f6b
 8000f3c:	08000f6b 	.word	0x08000f6b
 8000f40:	08000f6b 	.word	0x08000f6b
 8000f44:	08000f65 	.word	0x08000f65
                {
                    case TIM_CHANNEL_1: it = TIM_IT_CC1; break;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	e00d      	b.n	8000f6a <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000f4e:	bf00      	nop
 8000f50:	20000000 	.word	0x20000000
 8000f54:	3d0b4396 	.word	0x3d0b4396
                    case TIM_CHANNEL_2: it = TIM_IT_CC2; break;
 8000f58:	2304      	movs	r3, #4
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	e005      	b.n	8000f6a <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_3: it = TIM_IT_CC3; break;
 8000f5e:	2308      	movs	r3, #8
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	e002      	b.n	8000f6a <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_4: it = TIM_IT_CC4; break;
 8000f64:	2310      	movs	r3, #16
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	bf00      	nop
                }
                __HAL_TIM_DISABLE_IT(htim, it);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	68d9      	ldr	r1, [r3, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	43da      	mvns	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	400a      	ands	r2, r1
 8000f7a:	60da      	str	r2, [r3, #12]
    for(int i = 0; i < 1; i++)
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	f77f aeaa 	ble.w	8000cde <HAL_TIM_IC_CaptureCallback+0x5e>
 8000f8a:	e000      	b.n	8000f8e <HAL_TIM_IC_CaptureCallback+0x30e>
        default: return;    // KhÃ´ng khá»›p thÃ¬ thoÃ¡t
 8000f8c:	bf00      	nop
            }
        }
    }
}
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <delay>:




void delay(uint16_t time){
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <delay+0x30>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < time);
 8000fa6:	bf00      	nop
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <delay+0x30>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d3f9      	bcc.n	8000fa8 <delay+0x14>
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	2000007c 	.word	0x2000007c

08000fc8 <HCSR04_GetDis>:

uint8_t HCSR04_GetDis(uint8_t id)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	Sensor_t *s = &sensors[id];
 8000fd2:	79fa      	ldrb	r2, [r7, #7]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	4413      	add	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4a23      	ldr	r2, [pc, #140]	; (800106c <HCSR04_GetDis+0xa4>)
 8000fde:	4413      	add	r3, r2
 8000fe0:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_SET); // pull trig pin high
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	889b      	ldrh	r3, [r3, #4]
 8000fea:	2201      	movs	r2, #1
 8000fec:	4619      	mov	r1, r3
 8000fee:	f003 faa7 	bl	8004540 <HAL_GPIO_WritePin>
	delay(10); //delay
 8000ff2:	200a      	movs	r0, #10
 8000ff4:	f7ff ffce 	bl	8000f94 <delay>
	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_RESET); // pull trig pin low
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	6818      	ldr	r0, [r3, #0]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	889b      	ldrh	r3, [r3, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	4619      	mov	r1, r3
 8001004:	f003 fa9c 	bl	8004540 <HAL_GPIO_WritePin>

	//__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
	//HAL_Delay(60);
	uint32_t it = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_1) it = TIM_IT_CC1;
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HCSR04_GetDis+0x50>
 8001014:	2302      	movs	r3, #2
 8001016:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_2) it = TIM_IT_CC2;
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	2b04      	cmp	r3, #4
 800101e:	d101      	bne.n	8001024 <HCSR04_GetDis+0x5c>
 8001020:	2304      	movs	r3, #4
 8001022:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_3) it = TIM_IT_CC3;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	2b08      	cmp	r3, #8
 800102a:	d101      	bne.n	8001030 <HCSR04_GetDis+0x68>
 800102c:	2308      	movs	r3, #8
 800102e:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_4) it = TIM_IT_CC4;
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	2b0c      	cmp	r3, #12
 8001036:	d101      	bne.n	800103c <HCSR04_GetDis+0x74>
 8001038:	2310      	movs	r3, #16
 800103a:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_ENABLE_IT(s->htim, it);
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	68d9      	ldr	r1, [r3, #12]
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	430a      	orrs	r2, r1
 800104e:	60da      	str	r2, [r3, #12]
	return (uint8_t)s->Distance;
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	edd3 7a08 	vldr	s15, [r3, #32]
 8001056:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800105a:	edc7 7a00 	vstr	s15, [r7]
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b2db      	uxtb	r3, r3
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000000 	.word	0x20000000

08001070 <fsm_hcsr04_reading>:

uint8_t fsm_hcsr04_reading()
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
    uint8_t dis = HCSR04_GetDis(0);
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff ffa6 	bl	8000fc8 <HCSR04_GetDis>
 800107c:	4603      	mov	r3, r0
 800107e:	71fb      	strb	r3, [r7, #7]

    last_distance = dis;
 8001080:	4a0a      	ldr	r2, [pc, #40]	; (80010ac <fsm_hcsr04_reading+0x3c>)
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	7013      	strb	r3, [r2, #0]

    /* Update current object state with hysteresis */
    if (dis < ENTER_DIST_CM)
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b04      	cmp	r3, #4
 800108a:	d803      	bhi.n	8001094 <fsm_hcsr04_reading+0x24>
    {
        obj_state = OBJECT_PRESENT;
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <fsm_hcsr04_reading+0x40>)
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	e005      	b.n	80010a0 <fsm_hcsr04_reading+0x30>
    }
    else if (dis > EXIT_DIST_CM)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2b14      	cmp	r3, #20
 8001098:	d902      	bls.n	80010a0 <fsm_hcsr04_reading+0x30>
    {
        obj_state = OBJECT_ABSENT;
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <fsm_hcsr04_reading+0x40>)
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
    }
    /* else: keep previous state */
    return dis;
 80010a0:	79fb      	ldrb	r3, [r7, #7]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000066 	.word	0x20000066
 80010b0:	20000064 	.word	0x20000064

080010b4 <is_object_arrived>:


int is_object_arrived(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
    int arrived = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]

    if (obj_state == OBJECT_PRESENT &&
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <is_object_arrived+0x34>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d105      	bne.n	80010d2 <is_object_arrived+0x1e>
        last_obj_state == OBJECT_ABSENT)
 80010c6:	4b09      	ldr	r3, [pc, #36]	; (80010ec <is_object_arrived+0x38>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
    if (obj_state == OBJECT_PRESENT &&
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <is_object_arrived+0x1e>
    {
        arrived = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	607b      	str	r3, [r7, #4]
    }

    /* Latch state AFTER checking */
    last_obj_state = obj_state;
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <is_object_arrived+0x34>)
 80010d4:	781a      	ldrb	r2, [r3, #0]
 80010d6:	4b05      	ldr	r3, [pc, #20]	; (80010ec <is_object_arrived+0x38>)
 80010d8:	701a      	strb	r2, [r3, #0]

    return arrived;
 80010da:	687b      	ldr	r3, [r7, #4]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	20000064 	.word	0x20000064
 80010ec:	20000065 	.word	0x20000065

080010f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f6:	f000 fe95 	bl	8001e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fa:	f000 f86b 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010fe:	f000 fa3d 	bl	800157c <MX_GPIO_Init>
  MX_DMA_Init();
 8001102:	f000 fa1b 	bl	800153c <MX_DMA_Init>

  MX_DCMI_Init();
 8001106:	f000 f8d3 	bl	80012b0 <MX_DCMI_Init>
  MX_FSMC_Init();
 800110a:	f000 fb05 	bl	8001718 <MX_FSMC_Init>
  MX_I2C2_Init();
 800110e:	f000 f8f7 	bl	8001300 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001112:	f000 f923 	bl	800135c <MX_TIM2_Init>
  MX_TIM8_Init();
 8001116:	f000 f9bb 	bl	8001490 <MX_TIM8_Init>
  MX_TIM3_Init();
 800111a:	f000 f96b 	bl	80013f4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 800111e:	2100      	movs	r1, #0
 8001120:	4824      	ldr	r0, [pc, #144]	; (80011b4 <main+0xc4>)
 8001122:	f006 f95f 	bl	80073e4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001126:	4824      	ldr	r0, [pc, #144]	; (80011b8 <main+0xc8>)
 8001128:	f006 f89c 	bl	8007264 <HAL_TIM_Base_Start_IT>

  uint16_t* pData;
  lcd_ILI_init();
 800112c:	f7ff fabc 	bl	80006a8 <lcd_ILI_init>
  HAL_Delay(1000);
 8001130:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001134:	f000 fee8 	bl	8001f08 <HAL_Delay>
  ov7670_init(&hdcmi, &hdma_dcmi, &hi2c2);
 8001138:	4a20      	ldr	r2, [pc, #128]	; (80011bc <main+0xcc>)
 800113a:	4921      	ldr	r1, [pc, #132]	; (80011c0 <main+0xd0>)
 800113c:	4821      	ldr	r0, [pc, #132]	; (80011c4 <main+0xd4>)
 800113e:	f7ff f9bf 	bl	80004c0 <ov7670_init>
  ov7670_config();
 8001142:	f7ff f9f7 	bl	8000534 <ov7670_config>

  lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_RED);
 8001146:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2378      	movs	r3, #120	; 0x78
 800114e:	22a0      	movs	r2, #160	; 0xa0
 8001150:	2100      	movs	r1, #0
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fc20 	bl	8000998 <lcd_ILI_draw_rect>
  HAL_Delay(1000);
 8001158:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800115c:	f000 fed4 	bl	8001f08 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1)
    {
    	if(is_object_arrived() && !cam_busy)
 8001160:	f7ff ffa8 	bl	80010b4 <is_object_arrived>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00e      	beq.n	8001188 <main+0x98>
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <main+0xd8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10a      	bne.n	8001188 <main+0x98>
		{
			cam_busy = 1;
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <main+0xd8>)
 8001174:	2201      	movs	r2, #1
 8001176:	601a      	str	r2, [r3, #0]
			pData = lcd_ILI_get_draw_addr();
 8001178:	f7ff fc4c 	bl	8000a14 <lcd_ILI_get_draw_addr>
 800117c:	6078      	str	r0, [r7, #4]
			ov7670_startCap(OV7670_CAP_SINGLE_FRAME, (uint32_t)pData);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4619      	mov	r1, r3
 8001182:	2001      	movs	r0, #1
 8001184:	f7ff fa02 	bl	800058c <ov7670_startCap>
		}



		if(frame_captured)
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <main+0xdc>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0e7      	beq.n	8001160 <main+0x70>
//			lcd_ILI_get_subframe_RGB565(buf, FRAME_WIDTH, FRAME_HEIGHT);
//			lcd_ILI_display_frame_RGB565(buf, FRAME_WIDTH, FRAME_HEIGHT);

			// GREYSCALE -> FPGA VERSION //
//			HAL_Delay(1000);
			lcd_ILI_get_subframe_Grey(buf, FRAME_WIDTH, FRAME_HEIGHT);
 8001190:	2278      	movs	r2, #120	; 0x78
 8001192:	21a0      	movs	r1, #160	; 0xa0
 8001194:	480e      	ldr	r0, [pc, #56]	; (80011d0 <main+0xe0>)
 8001196:	f7ff fc4b 	bl	8000a30 <lcd_ILI_get_subframe_Grey>
			lcd_ILI_display_frame_Grey(buf, FRAME_WIDTH, FRAME_HEIGHT);
 800119a:	2278      	movs	r2, #120	; 0x78
 800119c:	21a0      	movs	r1, #160	; 0xa0
 800119e:	480c      	ldr	r0, [pc, #48]	; (80011d0 <main+0xe0>)
 80011a0:	f7ff fcd6 	bl	8000b50 <lcd_ILI_display_frame_Grey>


//			FPGA_Send_Image(fpga_buf, FRAME_WIDTH, FRAME_HEIGHT);

			frame_captured = 0;
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <main+0xdc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
			cam_busy = 0;
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <main+0xd8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
    	if(is_object_arrived() && !cam_busy)
 80011b0:	e7d6      	b.n	8001160 <main+0x70>
 80011b2:	bf00      	nop
 80011b4:	2000007c 	.word	0x2000007c
 80011b8:	200001c8 	.word	0x200001c8
 80011bc:	200000c4 	.word	0x200000c4
 80011c0:	20000118 	.word	0x20000118
 80011c4:	20000210 	.word	0x20000210
 80011c8:	2000006c 	.word	0x2000006c
 80011cc:	20000068 	.word	0x20000068
 80011d0:	20000250 	.word	0x20000250

080011d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b094      	sub	sp, #80	; 0x50
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 0320 	add.w	r3, r7, #32
 80011de:	2230      	movs	r2, #48	; 0x30
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f007 f902 	bl	80083ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <SystemClock_Config+0xd4>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	4a29      	ldr	r2, [pc, #164]	; (80012a8 <SystemClock_Config+0xd4>)
 8001202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001206:	6413      	str	r3, [r2, #64]	; 0x40
 8001208:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <SystemClock_Config+0xd4>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	4b24      	ldr	r3, [pc, #144]	; (80012ac <SystemClock_Config+0xd8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a23      	ldr	r2, [pc, #140]	; (80012ac <SystemClock_Config+0xd8>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b21      	ldr	r3, [pc, #132]	; (80012ac <SystemClock_Config+0xd8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001230:	2302      	movs	r3, #2
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	2301      	movs	r3, #1
 8001236:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001238:	2310      	movs	r3, #16
 800123a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123c:	2302      	movs	r3, #2
 800123e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001240:	2300      	movs	r3, #0
 8001242:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001244:	2308      	movs	r3, #8
 8001246:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001248:	23a8      	movs	r3, #168	; 0xa8
 800124a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124c:	2302      	movs	r3, #2
 800124e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001250:	2307      	movs	r3, #7
 8001252:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001254:	f107 0320 	add.w	r3, r7, #32
 8001258:	4618      	mov	r0, r3
 800125a:	f005 faa7 	bl	80067ac <HAL_RCC_OscConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001264:	f000 fafc 	bl	8001860 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001268:	230f      	movs	r3, #15
 800126a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800126c:	2302      	movs	r3, #2
 800126e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001274:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	2105      	movs	r1, #5
 8001286:	4618      	mov	r0, r3
 8001288:	f005 fd08 	bl	8006c9c <HAL_RCC_ClockConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001292:	f000 fae5 	bl	8001860 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	2000      	movs	r0, #0
 800129c:	f005 fde4 	bl	8006e68 <HAL_RCC_MCOConfig>
}
 80012a0:	bf00      	nop
 80012a2:	3750      	adds	r7, #80	; 0x50
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40007000 	.word	0x40007000

080012b0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80012b4:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012b6:	4a11      	ldr	r2, [pc, #68]	; (80012fc <MX_DCMI_Init+0x4c>)
 80012b8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012bc:	2200      	movs	r2, #0
 80012be:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 80012c0:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012c2:	2220      	movs	r2, #32
 80012c4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012c8:	2280      	movs	r2, #128	; 0x80
 80012ca:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80012cc:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <MX_DCMI_Init+0x48>)
 80012e6:	f001 f989 	bl	80025fc <HAL_DCMI_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 80012f0:	f000 fab6 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000210 	.word	0x20000210
 80012fc:	50050000 	.word	0x50050000

08001300 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <MX_I2C2_Init+0x50>)
 8001306:	4a13      	ldr	r2, [pc, #76]	; (8001354 <MX_I2C2_Init+0x54>)
 8001308:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <MX_I2C2_Init+0x50>)
 800130c:	4a12      	ldr	r2, [pc, #72]	; (8001358 <MX_I2C2_Init+0x58>)
 800130e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <MX_I2C2_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001316:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <MX_I2C2_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <MX_I2C2_Init+0x50>)
 800131e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001322:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001324:	4b0a      	ldr	r3, [pc, #40]	; (8001350 <MX_I2C2_Init+0x50>)
 8001326:	2200      	movs	r2, #0
 8001328:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <MX_I2C2_Init+0x50>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001330:	4b07      	ldr	r3, [pc, #28]	; (8001350 <MX_I2C2_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <MX_I2C2_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800133c:	4804      	ldr	r0, [pc, #16]	; (8001350 <MX_I2C2_Init+0x50>)
 800133e:	f003 f919 	bl	8004574 <HAL_I2C_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001348:	f000 fa8a 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200000c4 	.word	0x200000c4
 8001354:	40005800 	.word	0x40005800
 8001358:	000186a0 	.word	0x000186a0

0800135c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001362:	f107 0308 	add.w	r3, r7, #8
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001370:	463b      	mov	r3, r7
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <MX_TIM2_Init+0x94>)
 800137a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800137e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001382:	2200      	movs	r2, #0
 8001384:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16;
 800138c:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_TIM2_Init+0x94>)
 800138e:	2210      	movs	r2, #16
 8001390:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001392:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_TIM2_Init+0x94>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800139e:	4814      	ldr	r0, [pc, #80]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013a0:	f005 ff10 	bl	80071c4 <HAL_TIM_Base_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80013aa:	f000 fa59 	bl	8001860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013b4:	f107 0308 	add.w	r3, r7, #8
 80013b8:	4619      	mov	r1, r3
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013bc:	f006 fade 	bl	800797c <HAL_TIM_ConfigClockSource>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80013c6:	f000 fa4b 	bl	8001860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013d2:	463b      	mov	r3, r7
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013d8:	f006 fe84 	bl	80080e4 <HAL_TIMEx_MasterConfigSynchronization>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80013e2:	f000 fa3d 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20004d50 	.word	0x20004d50

080013f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fa:	f107 0308 	add.w	r3, r7, #8
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001408:	463b      	mov	r3, r7
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <MX_TIM3_Init+0x94>)
 8001412:	4a1e      	ldr	r2, [pc, #120]	; (800148c <MX_TIM3_Init+0x98>)
 8001414:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16799;
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <MX_TIM3_Init+0x94>)
 8001418:	f244 129f 	movw	r2, #16799	; 0x419f
 800141c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141e:	4b1a      	ldr	r3, [pc, #104]	; (8001488 <MX_TIM3_Init+0x94>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_TIM3_Init+0x94>)
 8001426:	2263      	movs	r2, #99	; 0x63
 8001428:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <MX_TIM3_Init+0x94>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <MX_TIM3_Init+0x94>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001436:	4814      	ldr	r0, [pc, #80]	; (8001488 <MX_TIM3_Init+0x94>)
 8001438:	f005 fec4 	bl	80071c4 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001442:	f000 fa0d 	bl	8001860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	4619      	mov	r1, r3
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_TIM3_Init+0x94>)
 8001454:	f006 fa92 	bl	800797c <HAL_TIM_ConfigClockSource>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800145e:	f000 f9ff 	bl	8001860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146a:	463b      	mov	r3, r7
 800146c:	4619      	mov	r1, r3
 800146e:	4806      	ldr	r0, [pc, #24]	; (8001488 <MX_TIM3_Init+0x94>)
 8001470:	f006 fe38 	bl	80080e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800147a:	f000 f9f1 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200001c8 	.word	0x200001c8
 800148c:	40000400 	.word	0x40000400

08001490 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014a0:	463b      	mov	r3, r7
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014ac:	4b21      	ldr	r3, [pc, #132]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014ae:	4a22      	ldr	r2, [pc, #136]	; (8001538 <MX_TIM8_Init+0xa8>)
 80014b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 80014b2:	4b20      	ldr	r3, [pc, #128]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014b4:	22a7      	movs	r2, #167	; 0xa7
 80014b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b8:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff;
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c6:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014cc:	4b19      	ldr	r3, [pc, #100]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80014d8:	4816      	ldr	r0, [pc, #88]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014da:	f005 ff33 	bl	8007344 <HAL_TIM_IC_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80014e4:	f000 f9bc 	bl	8001860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e8:	2300      	movs	r3, #0
 80014ea:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4619      	mov	r1, r3
 80014f6:	480f      	ldr	r0, [pc, #60]	; (8001534 <MX_TIM8_Init+0xa4>)
 80014f8:	f006 fdf4 	bl	80080e4 <HAL_TIMEx_MasterConfigSynchronization>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001502:	f000 f9ad 	bl	8001860 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800150a:	2301      	movs	r3, #1
 800150c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001516:	463b      	mov	r3, r7
 8001518:	2200      	movs	r2, #0
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_TIM8_Init+0xa4>)
 800151e:	f006 f991 	bl	8007844 <HAL_TIM_IC_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8001528:	f000 f99a 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000007c 	.word	0x2000007c
 8001538:	40010400 	.word	0x40010400

0800153c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_DMA_Init+0x3c>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a0b      	ldr	r2, [pc, #44]	; (8001578 <MX_DMA_Init+0x3c>)
 800154c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_DMA_Init+0x3c>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	2039      	movs	r0, #57	; 0x39
 8001564:	f000 fdcf 	bl	8002106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001568:	2039      	movs	r0, #57	; 0x39
 800156a:	f000 fde8 	bl	800213e <HAL_NVIC_EnableIRQ>

}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08c      	sub	sp, #48	; 0x30
 8001580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 031c 	add.w	r3, r7, #28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	61bb      	str	r3, [r7, #24]
 8001596:	4b5b      	ldr	r3, [pc, #364]	; (8001704 <MX_GPIO_Init+0x188>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a5a      	ldr	r2, [pc, #360]	; (8001704 <MX_GPIO_Init+0x188>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b58      	ldr	r3, [pc, #352]	; (8001704 <MX_GPIO_Init+0x188>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	4b54      	ldr	r3, [pc, #336]	; (8001704 <MX_GPIO_Init+0x188>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a53      	ldr	r2, [pc, #332]	; (8001704 <MX_GPIO_Init+0x188>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b51      	ldr	r3, [pc, #324]	; (8001704 <MX_GPIO_Init+0x188>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	4b4d      	ldr	r3, [pc, #308]	; (8001704 <MX_GPIO_Init+0x188>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	4a4c      	ldr	r2, [pc, #304]	; (8001704 <MX_GPIO_Init+0x188>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
 80015da:	4b4a      	ldr	r3, [pc, #296]	; (8001704 <MX_GPIO_Init+0x188>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	4b46      	ldr	r3, [pc, #280]	; (8001704 <MX_GPIO_Init+0x188>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a45      	ldr	r2, [pc, #276]	; (8001704 <MX_GPIO_Init+0x188>)
 80015f0:	f043 0310 	orr.w	r3, r3, #16
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b43      	ldr	r3, [pc, #268]	; (8001704 <MX_GPIO_Init+0x188>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0310 	and.w	r3, r3, #16
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	4b3f      	ldr	r3, [pc, #252]	; (8001704 <MX_GPIO_Init+0x188>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a3e      	ldr	r2, [pc, #248]	; (8001704 <MX_GPIO_Init+0x188>)
 800160c:	f043 0308 	orr.w	r3, r3, #8
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b3c      	ldr	r3, [pc, #240]	; (8001704 <MX_GPIO_Init+0x188>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0308 	and.w	r3, r3, #8
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	4b38      	ldr	r3, [pc, #224]	; (8001704 <MX_GPIO_Init+0x188>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a37      	ldr	r2, [pc, #220]	; (8001704 <MX_GPIO_Init+0x188>)
 8001628:	f043 0304 	orr.w	r3, r3, #4
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b35      	ldr	r3, [pc, #212]	; (8001704 <MX_GPIO_Init+0x188>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FSMC_BLK_Pin|FSMC_RES_Pin, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2103      	movs	r1, #3
 800163e:	4832      	ldr	r0, [pc, #200]	; (8001708 <MX_GPIO_Init+0x18c>)
 8001640:	f002 ff7e 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800164a:	4830      	ldr	r0, [pc, #192]	; (800170c <MX_GPIO_Init+0x190>)
 800164c:	f002 ff78 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001656:	482e      	ldr	r0, [pc, #184]	; (8001710 <MX_GPIO_Init+0x194>)
 8001658:	f002 ff72 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEART_GPIO_Port, HEART_Pin, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	2102      	movs	r1, #2
 8001660:	482c      	ldr	r0, [pc, #176]	; (8001714 <MX_GPIO_Init+0x198>)
 8001662:	f002 ff6d 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FSMC_BLK_Pin FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|FSMC_RES_Pin;
 8001666:	2303      	movs	r3, #3
 8001668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	2301      	movs	r3, #1
 800166c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	4619      	mov	r1, r3
 800167c:	4822      	ldr	r0, [pc, #136]	; (8001708 <MX_GPIO_Init+0x18c>)
 800167e:	f002 fdc3 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_RESET_Pin */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin;
 8001682:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001688:	2301      	movs	r3, #1
 800168a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CAMERA_RESET_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 031c 	add.w	r3, r7, #28
 8001698:	4619      	mov	r1, r3
 800169a:	481c      	ldr	r0, [pc, #112]	; (800170c <MX_GPIO_Init+0x190>)
 800169c:	f002 fdb4 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ae:	2303      	movs	r3, #3
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b6:	f107 031c 	add.w	r3, r7, #28
 80016ba:	4619      	mov	r1, r3
 80016bc:	4814      	ldr	r0, [pc, #80]	; (8001710 <MX_GPIO_Init+0x194>)
 80016be:	f002 fda3 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : HCSR_TRIG_Pin */
  GPIO_InitStruct.Pin = HCSR_TRIG_Pin;
 80016c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HCSR_TRIG_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 031c 	add.w	r3, r7, #28
 80016d8:	4619      	mov	r1, r3
 80016da:	480d      	ldr	r0, [pc, #52]	; (8001710 <MX_GPIO_Init+0x194>)
 80016dc:	f002 fd94 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : HEART_Pin */
  GPIO_InitStruct.Pin = HEART_Pin;
 80016e0:	2302      	movs	r3, #2
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e4:	2301      	movs	r3, #1
 80016e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HEART_GPIO_Port, &GPIO_InitStruct);
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4619      	mov	r1, r3
 80016f6:	4807      	ldr	r0, [pc, #28]	; (8001714 <MX_GPIO_Init+0x198>)
 80016f8:	f002 fd86 	bl	8004208 <HAL_GPIO_Init>

}
 80016fc:	bf00      	nop
 80016fe:	3730      	adds	r7, #48	; 0x30
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40023800 	.word	0x40023800
 8001708:	40020400 	.word	0x40020400
 800170c:	40020c00 	.word	0x40020c00
 8001710:	40020000 	.word	0x40020000
 8001714:	40021000 	.word	0x40021000

08001718 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08e      	sub	sp, #56	; 0x38
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]
 800172e:	615a      	str	r2, [r3, #20]
 8001730:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001732:	463b      	mov	r3, r7
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	615a      	str	r2, [r3, #20]
 8001742:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001744:	4b2f      	ldr	r3, [pc, #188]	; (8001804 <MX_FSMC_Init+0xec>)
 8001746:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800174a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800174c:	4b2d      	ldr	r3, [pc, #180]	; (8001804 <MX_FSMC_Init+0xec>)
 800174e:	4a2e      	ldr	r2, [pc, #184]	; (8001808 <MX_FSMC_Init+0xf0>)
 8001750:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001752:	4b2c      	ldr	r3, [pc, #176]	; (8001804 <MX_FSMC_Init+0xec>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001758:	4b2a      	ldr	r3, [pc, #168]	; (8001804 <MX_FSMC_Init+0xec>)
 800175a:	2200      	movs	r2, #0
 800175c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800175e:	4b29      	ldr	r3, [pc, #164]	; (8001804 <MX_FSMC_Init+0xec>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001764:	4b27      	ldr	r3, [pc, #156]	; (8001804 <MX_FSMC_Init+0xec>)
 8001766:	2210      	movs	r2, #16
 8001768:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800176a:	4b26      	ldr	r3, [pc, #152]	; (8001804 <MX_FSMC_Init+0xec>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001770:	4b24      	ldr	r3, [pc, #144]	; (8001804 <MX_FSMC_Init+0xec>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001776:	4b23      	ldr	r3, [pc, #140]	; (8001804 <MX_FSMC_Init+0xec>)
 8001778:	2200      	movs	r2, #0
 800177a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800177c:	4b21      	ldr	r3, [pc, #132]	; (8001804 <MX_FSMC_Init+0xec>)
 800177e:	2200      	movs	r2, #0
 8001780:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <MX_FSMC_Init+0xec>)
 8001784:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001788:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800178a:	4b1e      	ldr	r3, [pc, #120]	; (8001804 <MX_FSMC_Init+0xec>)
 800178c:	2200      	movs	r2, #0
 800178e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001790:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <MX_FSMC_Init+0xec>)
 8001792:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001796:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <MX_FSMC_Init+0xec>)
 800179a:	2200      	movs	r2, #0
 800179c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800179e:	4b19      	ldr	r3, [pc, #100]	; (8001804 <MX_FSMC_Init+0xec>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <MX_FSMC_Init+0xec>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80017aa:	230f      	movs	r3, #15
 80017ac:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80017ae:	230f      	movs	r3, #15
 80017b0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80017b2:	233c      	movs	r3, #60	; 0x3c
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80017ba:	2310      	movs	r3, #16
 80017bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80017be:	2311      	movs	r3, #17
 80017c0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80017c2:	2300      	movs	r3, #0
 80017c4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80017c6:	2308      	movs	r3, #8
 80017c8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80017ca:	230f      	movs	r3, #15
 80017cc:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80017ce:	2309      	movs	r3, #9
 80017d0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80017d6:	2310      	movs	r3, #16
 80017d8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80017da:	2311      	movs	r3, #17
 80017dc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80017de:	2300      	movs	r3, #0
 80017e0:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80017e2:	463a      	mov	r2, r7
 80017e4:	f107 031c 	add.w	r3, r7, #28
 80017e8:	4619      	mov	r1, r3
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <MX_FSMC_Init+0xec>)
 80017ec:	f005 fca6 	bl	800713c <HAL_SRAM_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80017f6:	f000 f833 	bl	8001860 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80017fa:	bf00      	nop
 80017fc:	3738      	adds	r7, #56	; 0x38
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000178 	.word	0x20000178
 8001808:	a0000104 	.word	0xa0000104

0800180c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
static int count = 0;
float dis = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3){
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d115      	bne.n	800184a <HAL_TIM_PeriodElapsedCallback+0x3e>
    	count++;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	4a0c      	ldr	r2, [pc, #48]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001826:	6013      	str	r3, [r2, #0]
    	if(count >= 5)
 8001828:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b04      	cmp	r3, #4
 800182e:	dd0c      	ble.n	800184a <HAL_TIM_PeriodElapsedCallback+0x3e>
    	{
        	dis = fsm_hcsr04_reading();
 8001830:	f7ff fc1e 	bl	8001070 <fsm_hcsr04_reading>
 8001834:	4603      	mov	r3, r0
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800183e:	4b07      	ldr	r3, [pc, #28]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001840:	edc3 7a00 	vstr	s15, [r3]
        	count = 0;
 8001844:	4b04      	ldr	r3, [pc, #16]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
    	}
    }

}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40000400 	.word	0x40000400
 8001858:	20000070 	.word	0x20000070
 800185c:	20000074 	.word	0x20000074

08001860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001864:	b672      	cpsid	i
}
 8001866:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001868:	e7fe      	b.n	8001868 <Error_Handler+0x8>
	...

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <HAL_MspInit+0x4c>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187a:	4a0f      	ldr	r2, [pc, #60]	; (80018b8 <HAL_MspInit+0x4c>)
 800187c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001880:	6453      	str	r3, [r2, #68]	; 0x44
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_MspInit+0x4c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <HAL_MspInit+0x4c>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	4a08      	ldr	r2, [pc, #32]	; (80018b8 <HAL_MspInit+0x4c>)
 8001898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800189c:	6413      	str	r3, [r2, #64]	; 0x40
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <HAL_MspInit+0x4c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800

080018bc <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	; 0x30
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a54      	ldr	r2, [pc, #336]	; (8001a2c <HAL_DCMI_MspInit+0x170>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	f040 80a2 	bne.w	8001a24 <HAL_DCMI_MspInit+0x168>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	4b52      	ldr	r3, [pc, #328]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 80018e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e8:	4a51      	ldr	r2, [pc, #324]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	6353      	str	r3, [r2, #52]	; 0x34
 80018f0:	4b4f      	ldr	r3, [pc, #316]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 80018f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001904:	4a4a      	ldr	r2, [pc, #296]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	6313      	str	r3, [r2, #48]	; 0x30
 800190c:	4b48      	ldr	r3, [pc, #288]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 800190e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	4b44      	ldr	r3, [pc, #272]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 800191e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001920:	4a43      	ldr	r2, [pc, #268]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 8001922:	f043 0304 	orr.w	r3, r3, #4
 8001926:	6313      	str	r3, [r2, #48]	; 0x30
 8001928:	4b41      	ldr	r3, [pc, #260]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 800192a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	613b      	str	r3, [r7, #16]
 8001932:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	4a3c      	ldr	r2, [pc, #240]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 800193e:	f043 0302 	orr.w	r3, r3, #2
 8001942:	6313      	str	r3, [r2, #48]	; 0x30
 8001944:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <HAL_DCMI_MspInit+0x174>)
 8001946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001948:	f003 0302 	and.w	r3, r3, #2
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
 8001950:	f44f 7314 	mov.w	r3, #592	; 0x250
 8001954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800195a:	2302      	movs	r3, #2
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195e:	2303      	movs	r3, #3
 8001960:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001962:	230d      	movs	r3, #13
 8001964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	4831      	ldr	r0, [pc, #196]	; (8001a34 <HAL_DCMI_MspInit+0x178>)
 800196e:	f002 fc4b 	bl	8004208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001972:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800197c:	2302      	movs	r3, #2
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001984:	230d      	movs	r3, #13
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	482a      	ldr	r0, [pc, #168]	; (8001a38 <HAL_DCMI_MspInit+0x17c>)
 8001990:	f002 fc3a 	bl	8004208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001994:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199a:	2302      	movs	r3, #2
 800199c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800199e:	2302      	movs	r3, #2
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80019a6:	230d      	movs	r3, #13
 80019a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019aa:	f107 031c 	add.w	r3, r7, #28
 80019ae:	4619      	mov	r1, r3
 80019b0:	4822      	ldr	r0, [pc, #136]	; (8001a3c <HAL_DCMI_MspInit+0x180>)
 80019b2:	f002 fc29 	bl	8004208 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 80019b6:	4b22      	ldr	r3, [pc, #136]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019b8:	4a22      	ldr	r2, [pc, #136]	; (8001a44 <HAL_DCMI_MspInit+0x188>)
 80019ba:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 80019bc:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019c2:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ca:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 80019d0:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019d6:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019dc:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019de:	4b18      	ldr	r3, [pc, #96]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019e4:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 80019f8:	4811      	ldr	r0, [pc, #68]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 80019fa:	f000 fe6d 	bl	80026d8 <HAL_DMA_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_DCMI_MspInit+0x14c>
    {
      Error_Handler();
 8001a04:	f7ff ff2c 	bl	8001860 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a0d      	ldr	r2, [pc, #52]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 8001a0c:	639a      	str	r2, [r3, #56]	; 0x38
 8001a0e:	4a0c      	ldr	r2, [pc, #48]	; (8001a40 <HAL_DCMI_MspInit+0x184>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2100      	movs	r1, #0
 8001a18:	204e      	movs	r0, #78	; 0x4e
 8001a1a:	f000 fb74 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001a1e:	204e      	movs	r0, #78	; 0x4e
 8001a20:	f000 fb8d 	bl	800213e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001a24:	bf00      	nop
 8001a26:	3730      	adds	r7, #48	; 0x30
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	50050000 	.word	0x50050000
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020000 	.word	0x40020000
 8001a38:	40020800 	.word	0x40020800
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	20000118 	.word	0x20000118
 8001a44:	40026428 	.word	0x40026428

08001a48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	; 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a21      	ldr	r2, [pc, #132]	; (8001aec <HAL_I2C_MspInit+0xa4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d13c      	bne.n	8001ae4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a1f      	ldr	r2, [pc, #124]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a86:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a8c:	2312      	movs	r3, #18
 8001a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4814      	ldr	r0, [pc, #80]	; (8001af4 <HAL_I2C_MspInit+0xac>)
 8001aa4:	f002 fbb0 	bl	8004208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	4a0f      	ldr	r2, [pc, #60]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001ab2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab8:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_I2C_MspInit+0xa8>)
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2021      	movs	r0, #33	; 0x21
 8001aca:	f000 fb1c 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001ace:	2021      	movs	r0, #33	; 0x21
 8001ad0:	f000 fb35 	bl	800213e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2022      	movs	r0, #34	; 0x22
 8001ada:	f000 fb14 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001ade:	2022      	movs	r0, #34	; 0x22
 8001ae0:	f000 fb2d 	bl	800213e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	; 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40005800 	.word	0x40005800
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40020400 	.word	0x40020400

08001af8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d116      	bne.n	8001b38 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	4a19      	ldr	r2, [pc, #100]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	201c      	movs	r0, #28
 8001b2c:	f000 faeb 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b30:	201c      	movs	r0, #28
 8001b32:	f000 fb04 	bl	800213e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b36:	e01a      	b.n	8001b6e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	; (8001b7c <HAL_TIM_Base_MspInit+0x84>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d115      	bne.n	8001b6e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a0b      	ldr	r2, [pc, #44]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b4c:	f043 0302 	orr.w	r3, r3, #2
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <HAL_TIM_Base_MspInit+0x80>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2100      	movs	r1, #0
 8001b62:	201d      	movs	r0, #29
 8001b64:	f000 facf 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b68:	201d      	movs	r0, #29
 8001b6a:	f000 fae8 	bl	800213e <HAL_NVIC_EnableIRQ>
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40000400 	.word	0x40000400

08001b80 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a1d      	ldr	r2, [pc, #116]	; (8001c14 <HAL_TIM_IC_MspInit+0x94>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d133      	bne.n	8001c0a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a1b      	ldr	r2, [pc, #108]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001bac:	f043 0302 	orr.w	r3, r3, #2
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b19      	ldr	r3, [pc, #100]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a14      	ldr	r2, [pc, #80]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001bc8:	f043 0304 	orr.w	r3, r3, #4
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <HAL_TIM_IC_MspInit+0x98>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0304 	and.w	r3, r3, #4
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bda:	2340      	movs	r3, #64	; 0x40
 8001bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bde:	2302      	movs	r3, #2
 8001be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001bea:	2303      	movs	r3, #3
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4809      	ldr	r0, [pc, #36]	; (8001c1c <HAL_TIM_IC_MspInit+0x9c>)
 8001bf6:	f002 fb07 	bl	8004208 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	202e      	movs	r0, #46	; 0x2e
 8001c00:	f000 fa81 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001c04:	202e      	movs	r0, #46	; 0x2e
 8001c06:	f000 fa9a 	bl	800213e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001c0a:	bf00      	nop
 8001c0c:	3728      	adds	r7, #40	; 0x28
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40010400 	.word	0x40010400
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020800 	.word	0x40020800

08001c20 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001c34:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <HAL_FSMC_MspInit+0x88>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d131      	bne.n	8001ca0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <HAL_FSMC_MspInit+0x88>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	603b      	str	r3, [r7, #0]
 8001c46:	4b19      	ldr	r3, [pc, #100]	; (8001cac <HAL_FSMC_MspInit+0x8c>)
 8001c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4a:	4a18      	ldr	r2, [pc, #96]	; (8001cac <HAL_FSMC_MspInit+0x8c>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6393      	str	r3, [r2, #56]	; 0x38
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_FSMC_MspInit+0x8c>)
 8001c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	603b      	str	r3, [r7, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001c5e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001c62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001c70:	230c      	movs	r3, #12
 8001c72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	4619      	mov	r1, r3
 8001c78:	480d      	ldr	r0, [pc, #52]	; (8001cb0 <HAL_FSMC_MspInit+0x90>)
 8001c7a:	f002 fac5 	bl	8004208 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 8001c7e:	f24d 73b3 	movw	r3, #55219	; 0xd7b3
 8001c82:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001c90:	230c      	movs	r3, #12
 8001c92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	4619      	mov	r1, r3
 8001c98:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <HAL_FSMC_MspInit+0x94>)
 8001c9a:	f002 fab5 	bl	8004208 <HAL_GPIO_Init>
 8001c9e:	e000      	b.n	8001ca2 <HAL_FSMC_MspInit+0x82>
    return;
 8001ca0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000078 	.word	0x20000078
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40020c00 	.word	0x40020c00

08001cb8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001cc0:	f7ff ffae 	bl	8001c20 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <NMI_Handler+0x4>

08001cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd6:	e7fe      	b.n	8001cd6 <HardFault_Handler+0x4>

08001cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <MemManage_Handler+0x4>

08001cde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d18:	f000 f8d6 	bl	8001ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d24:	4802      	ldr	r0, [pc, #8]	; (8001d30 <TIM2_IRQHandler+0x10>)
 8001d26:	f005 fc85 	bl	8007634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20004d50 	.word	0x20004d50

08001d34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d38:	4802      	ldr	r0, [pc, #8]	; (8001d44 <TIM3_IRQHandler+0x10>)
 8001d3a:	f005 fc7b 	bl	8007634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200001c8 	.word	0x200001c8

08001d48 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001d4c:	4802      	ldr	r0, [pc, #8]	; (8001d58 <I2C2_EV_IRQHandler+0x10>)
 8001d4e:	f002 fe53 	bl	80049f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200000c4 	.word	0x200000c4

08001d5c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001d60:	4802      	ldr	r0, [pc, #8]	; (8001d6c <I2C2_ER_IRQHandler+0x10>)
 8001d62:	f002 ffba 	bl	8004cda <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200000c4 	.word	0x200000c4

08001d70 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001d74:	4802      	ldr	r0, [pc, #8]	; (8001d80 <TIM8_CC_IRQHandler+0x10>)
 8001d76:	f005 fc5d 	bl	8007634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	2000007c 	.word	0x2000007c

08001d84 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001d88:	4802      	ldr	r0, [pc, #8]	; (8001d94 <DMA2_Stream1_IRQHandler+0x10>)
 8001d8a:	f000 fe3d 	bl	8002a08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000118 	.word	0x20000118

08001d98 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <DCMI_IRQHandler+0x10>)
 8001d9e:	f000 fae5 	bl	800236c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000210 	.word	0x20000210

08001dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <SystemInit+0x20>)
 8001db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db6:	4a05      	ldr	r2, [pc, #20]	; (8001dcc <SystemInit+0x20>)
 8001db8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd4:	480d      	ldr	r0, [pc, #52]	; (8001e0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dd6:	490e      	ldr	r1, [pc, #56]	; (8001e10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dd8:	4a0e      	ldr	r2, [pc, #56]	; (8001e14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0b      	ldr	r2, [pc, #44]	; (8001e18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dec:	4c0b      	ldr	r4, [pc, #44]	; (8001e1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dfa:	f7ff ffd7 	bl	8001dac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfe:	f006 fad1 	bl	80083a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e02:	f7ff f975 	bl	80010f0 <main>
  bx  lr    
 8001e06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e10:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001e14:	080084a0 	.word	0x080084a0
  ldr r2, =_sbss
 8001e18:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001e1c:	20004d9c 	.word	0x20004d9c

08001e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC_IRQHandler>
	...

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	; (8001e64 <HAL_Init+0x40>)
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <HAL_Init+0x40>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	; (8001e64 <HAL_Init+0x40>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 f94f 	bl	80020f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	200f      	movs	r0, #15
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7ff fd08 	bl	800186c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 f967 	bl	800215a <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 f92f 	bl	8002106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	; (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000024 	.word	0x20000024
 8001ec0:	2000002c 	.word	0x2000002c
 8001ec4:	20000028 	.word	0x20000028

08001ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_IncTick+0x20>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_IncTick+0x24>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a04      	ldr	r2, [pc, #16]	; (8001eec <HAL_IncTick+0x24>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	2000002c 	.word	0x2000002c
 8001eec:	20004d98 	.word	0x20004d98

08001ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <HAL_GetTick+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20004d98 	.word	0x20004d98

08001f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff ffee 	bl	8001ef0 <HAL_GetTick>
 8001f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f20:	d005      	beq.n	8001f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_Delay+0x44>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f2e:	bf00      	nop
 8001f30:	f7ff ffde 	bl	8001ef0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d8f7      	bhi.n	8001f30 <HAL_Delay+0x28>
  {
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000002c 	.word	0x2000002c

08001f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f60:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <__NVIC_SetPriorityGrouping+0x44>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f82:	4a04      	ldr	r2, [pc, #16]	; (8001f94 <__NVIC_SetPriorityGrouping+0x44>)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	60d3      	str	r3, [r2, #12]
}
 8001f88:	bf00      	nop
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f9c:	4b04      	ldr	r3, [pc, #16]	; (8001fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	0a1b      	lsrs	r3, r3, #8
 8001fa2:	f003 0307 	and.w	r3, r3, #7
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	db0b      	blt.n	8001fde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	f003 021f 	and.w	r2, r3, #31
 8001fcc:	4907      	ldr	r1, [pc, #28]	; (8001fec <__NVIC_EnableIRQ+0x38>)
 8001fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd2:	095b      	lsrs	r3, r3, #5
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	e000e100 	.word	0xe000e100

08001ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	6039      	str	r1, [r7, #0]
 8001ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	2b00      	cmp	r3, #0
 8002002:	db0a      	blt.n	800201a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	490c      	ldr	r1, [pc, #48]	; (800203c <__NVIC_SetPriority+0x4c>)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	0112      	lsls	r2, r2, #4
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	440b      	add	r3, r1
 8002014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002018:	e00a      	b.n	8002030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4908      	ldr	r1, [pc, #32]	; (8002040 <__NVIC_SetPriority+0x50>)
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	3b04      	subs	r3, #4
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	440b      	add	r3, r1
 800202e:	761a      	strb	r2, [r3, #24]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	e000e100 	.word	0xe000e100
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	; 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f1c3 0307 	rsb	r3, r3, #7
 800205e:	2b04      	cmp	r3, #4
 8002060:	bf28      	it	cs
 8002062:	2304      	movcs	r3, #4
 8002064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3304      	adds	r3, #4
 800206a:	2b06      	cmp	r3, #6
 800206c:	d902      	bls.n	8002074 <NVIC_EncodePriority+0x30>
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3b03      	subs	r3, #3
 8002072:	e000      	b.n	8002076 <NVIC_EncodePriority+0x32>
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	f04f 32ff 	mov.w	r2, #4294967295
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43da      	mvns	r2, r3
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	401a      	ands	r2, r3
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800208c:	f04f 31ff 	mov.w	r1, #4294967295
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	43d9      	mvns	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	4313      	orrs	r3, r2
         );
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3724      	adds	r7, #36	; 0x24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020bc:	d301      	bcc.n	80020c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020be:	2301      	movs	r3, #1
 80020c0:	e00f      	b.n	80020e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020c2:	4a0a      	ldr	r2, [pc, #40]	; (80020ec <SysTick_Config+0x40>)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ca:	210f      	movs	r1, #15
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295
 80020d0:	f7ff ff8e 	bl	8001ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d4:	4b05      	ldr	r3, [pc, #20]	; (80020ec <SysTick_Config+0x40>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020da:	4b04      	ldr	r3, [pc, #16]	; (80020ec <SysTick_Config+0x40>)
 80020dc:	2207      	movs	r2, #7
 80020de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	e000e010 	.word	0xe000e010

080020f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ff29 	bl	8001f50 <__NVIC_SetPriorityGrouping>
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002106:	b580      	push	{r7, lr}
 8002108:	b086      	sub	sp, #24
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002118:	f7ff ff3e 	bl	8001f98 <__NVIC_GetPriorityGrouping>
 800211c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	6978      	ldr	r0, [r7, #20]
 8002124:	f7ff ff8e 	bl	8002044 <NVIC_EncodePriority>
 8002128:	4602      	mov	r2, r0
 800212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff5d 	bl	8001ff0 <__NVIC_SetPriority>
}
 8002136:	bf00      	nop
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff31 	bl	8001fb4 <__NVIC_EnableIRQ>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ffa2 	bl	80020ac <SysTick_Config>
 8002168:	4603      	mov	r3, r0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af02      	add	r7, sp, #8
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_DCMI_Start_DMA+0x20>
 8002190:	2302      	movs	r3, #2
 8002192:	e086      	b.n	80022a2 <HAL_DCMI_Start_DMA+0x12e>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2202      	movs	r2, #2
 80021a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021b2:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0202 	bic.w	r2, r2, #2
 80021c2:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6819      	ldr	r1, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021d8:	4a34      	ldr	r2, [pc, #208]	; (80022ac <HAL_DCMI_Start_DMA+0x138>)
 80021da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e0:	4a33      	ldr	r2, [pc, #204]	; (80022b0 <HAL_DCMI_Start_DMA+0x13c>)
 80021e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e8:	2200      	movs	r2, #0
 80021ea:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fe:	d20a      	bcs.n	8002216 <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	3328      	adds	r3, #40	; 0x28
 800220a:	4619      	mov	r1, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	f000 fb10 	bl	8002834 <HAL_DMA_Start_IT>
 8002214:	e038      	b.n	8002288 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221a:	4a24      	ldr	r2, [pc, #144]	; (80022ac <HAL_DCMI_Start_DMA+0x138>)
 800221c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2201      	movs	r2, #1
 8002222:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8002230:	e009      	b.n	8002246 <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002236:	085a      	lsrs	r2, r3, #1
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	005a      	lsls	r2, r3, #1
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800224e:	d2f0      	bcs.n	8002232 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	1e9a      	subs	r2, r3, #2
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	4413      	add	r3, r2
 800226c:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	3328      	adds	r3, #40	; 0x28
 8002278:	4619      	mov	r1, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	f000 fe38 	bl	8002ef8 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	080024a5 	.word	0x080024a5
 80022b0:	080025cf 	.word	0x080025cf

080022b4 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 80022bc:	4b29      	ldr	r3, [pc, #164]	; (8002364 <HAL_DCMI_Stop+0xb0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	085b      	lsrs	r3, r3, #1
 80022c2:	4a29      	ldr	r2, [pc, #164]	; (8002368 <HAL_DCMI_Stop+0xb4>)
 80022c4:	fba2 2303 	umull	r2, r3, r2, r3
 80022c8:	089b      	lsrs	r3, r3, #2
 80022ca:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d101      	bne.n	80022de <HAL_DCMI_Stop+0x2a>
 80022da:	2302      	movs	r3, #2
 80022dc:	e03e      	b.n	800235c <HAL_DCMI_Stop+0xa8>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2202      	movs	r2, #2
 80022ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0201 	bic.w	r2, r2, #1
 80022fc:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	1e5a      	subs	r2, r3, #1
 8002302:	60ba      	str	r2, [r7, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d108      	bne.n	800231a <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230c:	f043 0220 	orr.w	r2, r3, #32
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	73fb      	strb	r3, [r7, #15]
      break;
 8002318:	e006      	b.n	8002328 <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1ea      	bne.n	80022fe <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002336:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fad1 	bl	80028e4 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000024 	.word	0x20000024
 8002368:	92492493 	.word	0x92492493

0800236c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 0304 	and.w	r3, r3, #4
 8002382:	2b00      	cmp	r3, #0
 8002384:	d016      	beq.n	80023b4 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2204      	movs	r2, #4
 800238c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002392:	f043 0202 	orr.w	r2, r3, #2
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2204      	movs	r2, #4
 800239e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a6:	4a2f      	ldr	r2, [pc, #188]	; (8002464 <HAL_DCMI_IRQHandler+0xf8>)
 80023a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 fb08 	bl	80029c4 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d016      	beq.n	80023ec <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2202      	movs	r2, #2
 80023c4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2204      	movs	r2, #4
 80023d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023de:	4a21      	ldr	r2, [pc, #132]	; (8002464 <HAL_DCMI_IRQHandler+0xf8>)
 80023e0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 faec 	bl	80029c4 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d006      	beq.n	8002404 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2210      	movs	r2, #16
 80023fc:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f83c 	bl	800247c <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d006      	beq.n	800241c <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2208      	movs	r2, #8
 8002414:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f83a 	bl	8002490 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d019      	beq.n	800245a <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b02      	cmp	r3, #2
 8002432:	d107      	bne.n	8002444 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 021e 	bic.w	r2, r2, #30
 8002442:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0201 	bic.w	r2, r2, #1
 8002452:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7fe f8d1 	bl	80005fc <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 800245a:	bf00      	nop
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	080025cf 	.word	0x080025cf

08002468 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b4:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d043      	beq.n	8002546 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024ca:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d118      	bne.n	800250a <DCMI_DMAXferCplt+0x66>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d015      	beq.n	800250a <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	00da      	lsls	r2, r3, #3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4413      	add	r3, r2
 80024f6:	2200      	movs	r2, #0
 80024f8:	4619      	mov	r1, r3
 80024fa:	f001 fe45 	bl	8004188 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	629a      	str	r2, [r3, #40]	; 0x28
 8002508:	e044      	b.n	8002594 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d13c      	bne.n	8002594 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	00da      	lsls	r2, r3, #3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4413      	add	r3, r2
 8002532:	2201      	movs	r2, #1
 8002534:	4619      	mov	r1, r3
 8002536:	f001 fe27 	bl	8004188 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253e:	1e5a      	subs	r2, r3, #1
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
 8002544:	e026      	b.n	8002594 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d006      	beq.n	8002564 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	e017      	b.n	8002594 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10f      	bne.n	8002594 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002578:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257e:	0099      	lsls	r1, r3, #2
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	440a      	add	r2, r1
 800258a:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	429a      	cmp	r2, r3
 800259e:	d112      	bne.n	80025c6 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0201 	orr.w	r2, r2, #1
 80025ae:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d103      	bne.n	80025c6 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b084      	sub	sp, #16
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025da:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d003      	beq.n	80025ee <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f7ff ff3a 	bl	8002468 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 80025f4:	bf00      	nop
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e05f      	b.n	80026ce <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d109      	bne.n	800262e <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff f94a 	bl	80018bc <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff f947 	bl	80018bc <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2202      	movs	r2, #2
 8002632:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002644:	f023 0308 	bic.w	r3, r3, #8
 8002648:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6819      	ldr	r1, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800265e:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800266a:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002676:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b10      	cmp	r3, #16
 8002686:	d112      	bne.n	80026ae <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	7f1b      	ldrb	r3, [r3, #28]
 800268c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	7f5b      	ldrb	r3, [r3, #29]
 8002692:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002694:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7f9b      	ldrb	r3, [r3, #30]
 800269a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 800269c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7fdb      	ldrb	r3, [r3, #31]
 80026a4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80026aa:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026ac:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 021e 	orr.w	r2, r2, #30
 80026bc:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026e4:	f7ff fc04 	bl	8001ef0 <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e099      	b.n	8002828 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0201 	bic.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002714:	e00f      	b.n	8002736 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002716:	f7ff fbeb 	bl	8001ef0 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b05      	cmp	r3, #5
 8002722:	d908      	bls.n	8002736 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2220      	movs	r2, #32
 8002728:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2203      	movs	r2, #3
 800272e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e078      	b.n	8002828 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1e8      	bne.n	8002716 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800274c:	697a      	ldr	r2, [r7, #20]
 800274e:	4b38      	ldr	r3, [pc, #224]	; (8002830 <HAL_DMA_Init+0x158>)
 8002750:	4013      	ands	r3, r2
 8002752:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002762:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800276e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800277a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	4313      	orrs	r3, r2
 8002786:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278c:	2b04      	cmp	r3, #4
 800278e:	d107      	bne.n	80027a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002798:	4313      	orrs	r3, r2
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	4313      	orrs	r3, r2
 800279e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f023 0307 	bic.w	r3, r3, #7
 80027b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	4313      	orrs	r3, r2
 80027c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	2b04      	cmp	r3, #4
 80027c8:	d117      	bne.n	80027fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00e      	beq.n	80027fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 fb0f 	bl	8002e00 <DMA_CheckFifoParam>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d008      	beq.n	80027fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2240      	movs	r2, #64	; 0x40
 80027ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027f6:	2301      	movs	r3, #1
 80027f8:	e016      	b.n	8002828 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 fac6 	bl	8002d94 <DMA_CalcBaseAndBitshift>
 8002808:	4603      	mov	r3, r0
 800280a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002810:	223f      	movs	r2, #63	; 0x3f
 8002812:	409a      	lsls	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	f010803f 	.word	0xf010803f

08002834 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
 8002840:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002842:	2300      	movs	r3, #0
 8002844:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_DMA_Start_IT+0x26>
 8002856:	2302      	movs	r3, #2
 8002858:	e040      	b.n	80028dc <HAL_DMA_Start_IT+0xa8>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d12f      	bne.n	80028ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2202      	movs	r2, #2
 8002872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	68b9      	ldr	r1, [r7, #8]
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	f000 fa58 	bl	8002d38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800288c:	223f      	movs	r2, #63	; 0x3f
 800288e:	409a      	lsls	r2, r3
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0216 	orr.w	r2, r2, #22
 80028a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 0208 	orr.w	r2, r2, #8
 80028ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0201 	orr.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	e005      	b.n	80028da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028d6:	2302      	movs	r3, #2
 80028d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028da:	7dfb      	ldrb	r3, [r7, #23]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028f2:	f7ff fafd 	bl	8001ef0 <HAL_GetTick>
 80028f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d008      	beq.n	8002916 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2280      	movs	r2, #128	; 0x80
 8002908:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e052      	b.n	80029bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0216 	bic.w	r2, r2, #22
 8002924:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695a      	ldr	r2, [r3, #20]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002934:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	2b00      	cmp	r3, #0
 800293c:	d103      	bne.n	8002946 <HAL_DMA_Abort+0x62>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002942:	2b00      	cmp	r3, #0
 8002944:	d007      	beq.n	8002956 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0208 	bic.w	r2, r2, #8
 8002954:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002966:	e013      	b.n	8002990 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002968:	f7ff fac2 	bl	8001ef0 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b05      	cmp	r3, #5
 8002974:	d90c      	bls.n	8002990 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2220      	movs	r2, #32
 800297a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2203      	movs	r2, #3
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e015      	b.n	80029bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1e4      	bne.n	8002968 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a2:	223f      	movs	r2, #63	; 0x3f
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d004      	beq.n	80029e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2280      	movs	r2, #128	; 0x80
 80029dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e00c      	b.n	80029fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2205      	movs	r2, #5
 80029e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0201 	bic.w	r2, r2, #1
 80029f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a14:	4b92      	ldr	r3, [pc, #584]	; (8002c60 <HAL_DMA_IRQHandler+0x258>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a92      	ldr	r2, [pc, #584]	; (8002c64 <HAL_DMA_IRQHandler+0x25c>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	0a9b      	lsrs	r3, r3, #10
 8002a20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a32:	2208      	movs	r2, #8
 8002a34:	409a      	lsls	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d01a      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d013      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0204 	bic.w	r2, r2, #4
 8002a5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a60:	2208      	movs	r2, #8
 8002a62:	409a      	lsls	r2, r3
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	f043 0201 	orr.w	r2, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a78:	2201      	movs	r2, #1
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d012      	beq.n	8002aaa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00b      	beq.n	8002aaa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a96:	2201      	movs	r2, #1
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa2:	f043 0202 	orr.w	r2, r3, #2
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	2204      	movs	r2, #4
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d012      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00b      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002acc:	2204      	movs	r2, #4
 8002ace:	409a      	lsls	r2, r3
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad8:	f043 0204 	orr.w	r2, r3, #4
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae4:	2210      	movs	r2, #16
 8002ae6:	409a      	lsls	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d043      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d03c      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	2210      	movs	r2, #16
 8002b04:	409a      	lsls	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d018      	beq.n	8002b4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d108      	bne.n	8002b38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d024      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	4798      	blx	r3
 8002b36:	e01f      	b.n	8002b78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d01b      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	4798      	blx	r3
 8002b48:	e016      	b.n	8002b78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d107      	bne.n	8002b68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0208 	bic.w	r2, r2, #8
 8002b66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4013      	ands	r3, r2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 808e 	beq.w	8002ca6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0310 	and.w	r3, r3, #16
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f000 8086 	beq.w	8002ca6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b05      	cmp	r3, #5
 8002bb0:	d136      	bne.n	8002c20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0216 	bic.w	r2, r2, #22
 8002bc0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695a      	ldr	r2, [r3, #20]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bd0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d103      	bne.n	8002be2 <HAL_DMA_IRQHandler+0x1da>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0208 	bic.w	r2, r2, #8
 8002bf0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf6:	223f      	movs	r2, #63	; 0x3f
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d07d      	beq.n	8002d12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	4798      	blx	r3
        }
        return;
 8002c1e:	e078      	b.n	8002d12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d01c      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d108      	bne.n	8002c4e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d030      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	4798      	blx	r3
 8002c4c:	e02b      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d027      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
 8002c5e:	e022      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x29e>
 8002c60:	20000024 	.word	0x20000024
 8002c64:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10f      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0210 	bic.w	r2, r2, #16
 8002c84:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d032      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d022      	beq.n	8002d00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2205      	movs	r2, #5
 8002cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d307      	bcc.n	8002cee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f2      	bne.n	8002cd2 <HAL_DMA_IRQHandler+0x2ca>
 8002cec:	e000      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002cee:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	4798      	blx	r3
 8002d10:	e000      	b.n	8002d14 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d12:	bf00      	nop
    }
  }
}
 8002d14:	3718      	adds	r7, #24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop

08002d1c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d2a:	b2db      	uxtb	r3, r3
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b40      	cmp	r3, #64	; 0x40
 8002d64:	d108      	bne.n	8002d78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d76:	e007      	b.n	8002d88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	60da      	str	r2, [r3, #12]
}
 8002d88:	bf00      	nop
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	3b10      	subs	r3, #16
 8002da4:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <DMA_CalcBaseAndBitshift+0x64>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	091b      	lsrs	r3, r3, #4
 8002dac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dae:	4a13      	ldr	r2, [pc, #76]	; (8002dfc <DMA_CalcBaseAndBitshift+0x68>)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	4413      	add	r3, r2
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	461a      	mov	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2b03      	cmp	r3, #3
 8002dc0:	d909      	bls.n	8002dd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dca:	f023 0303 	bic.w	r3, r3, #3
 8002dce:	1d1a      	adds	r2, r3, #4
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	659a      	str	r2, [r3, #88]	; 0x58
 8002dd4:	e007      	b.n	8002de6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dde:	f023 0303 	bic.w	r3, r3, #3
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	aaaaaaab 	.word	0xaaaaaaab
 8002dfc:	08008488 	.word	0x08008488

08002e00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d11f      	bne.n	8002e5a <DMA_CheckFifoParam+0x5a>
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d856      	bhi.n	8002ece <DMA_CheckFifoParam+0xce>
 8002e20:	a201      	add	r2, pc, #4	; (adr r2, 8002e28 <DMA_CheckFifoParam+0x28>)
 8002e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e26:	bf00      	nop
 8002e28:	08002e39 	.word	0x08002e39
 8002e2c:	08002e4b 	.word	0x08002e4b
 8002e30:	08002e39 	.word	0x08002e39
 8002e34:	08002ecf 	.word	0x08002ecf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d046      	beq.n	8002ed2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e48:	e043      	b.n	8002ed2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e52:	d140      	bne.n	8002ed6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e58:	e03d      	b.n	8002ed6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e62:	d121      	bne.n	8002ea8 <DMA_CheckFifoParam+0xa8>
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d837      	bhi.n	8002eda <DMA_CheckFifoParam+0xda>
 8002e6a:	a201      	add	r2, pc, #4	; (adr r2, 8002e70 <DMA_CheckFifoParam+0x70>)
 8002e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e70:	08002e81 	.word	0x08002e81
 8002e74:	08002e87 	.word	0x08002e87
 8002e78:	08002e81 	.word	0x08002e81
 8002e7c:	08002e99 	.word	0x08002e99
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
      break;
 8002e84:	e030      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d025      	beq.n	8002ede <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e96:	e022      	b.n	8002ede <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ea0:	d11f      	bne.n	8002ee2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ea6:	e01c      	b.n	8002ee2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d903      	bls.n	8002eb6 <DMA_CheckFifoParam+0xb6>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d003      	beq.n	8002ebc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002eb4:	e018      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8002eba:	e015      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00e      	beq.n	8002ee6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
      break;
 8002ecc:	e00b      	b.n	8002ee6 <DMA_CheckFifoParam+0xe6>
      break;
 8002ece:	bf00      	nop
 8002ed0:	e00a      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed2:	bf00      	nop
 8002ed4:	e008      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed6:	bf00      	nop
 8002ed8:	e006      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eda:	bf00      	nop
 8002edc:	e004      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ede:	bf00      	nop
 8002ee0:	e002      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ee2:	bf00      	nop
 8002ee4:	e000      	b.n	8002ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop

08002ef8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
 8002f04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b80      	cmp	r3, #128	; 0x80
 8002f10:	d106      	bne.n	8002f20 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	f001 b913 	b.w	8004146 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d007      	beq.n	8002f38 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d003      	beq.n	8002f38 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2240      	movs	r2, #64	; 0x40
 8002f3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	f001 b901 	b.w	8004146 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d102      	bne.n	8002f54 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	f001 b8f9 	b.w	8004146 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	f041 80e7 	bne.w	8004138 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f86:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68b9      	ldr	r1, [r7, #8]
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f001 f910 	bl	80041bc <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b99      	ldr	r3, [pc, #612]	; (8003208 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d960      	bls.n	800306a <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a97      	ldr	r2, [pc, #604]	; (800320c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d057      	beq.n	8003062 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a96      	ldr	r2, [pc, #600]	; (8003210 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d050      	beq.n	800305e <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a94      	ldr	r2, [pc, #592]	; (8003214 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d049      	beq.n	800305a <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a93      	ldr	r2, [pc, #588]	; (8003218 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d042      	beq.n	8003056 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a91      	ldr	r2, [pc, #580]	; (800321c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d03a      	beq.n	8003050 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a90      	ldr	r2, [pc, #576]	; (8003220 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d032      	beq.n	800304a <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a8e      	ldr	r2, [pc, #568]	; (8003224 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d02a      	beq.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a8d      	ldr	r2, [pc, #564]	; (8003228 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d022      	beq.n	800303e <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a8b      	ldr	r2, [pc, #556]	; (800322c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d01a      	beq.n	8003038 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a8a      	ldr	r2, [pc, #552]	; (8003230 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d012      	beq.n	8003032 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a88      	ldr	r2, [pc, #544]	; (8003234 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00a      	beq.n	800302c <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a87      	ldr	r2, [pc, #540]	; (8003238 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d102      	bne.n	8003026 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003020:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003024:	e01e      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003026:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800302a:	e01b      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800302c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003030:	e018      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003032:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003036:	e015      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003038:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800303c:	e012      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800303e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003042:	e00f      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003044:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003048:	e00c      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800304a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800304e:	e009      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003050:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003054:	e006      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003056:	2320      	movs	r3, #32
 8003058:	e004      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800305a:	2320      	movs	r3, #32
 800305c:	e002      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800305e:	2320      	movs	r3, #32
 8003060:	e000      	b.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003062:	2320      	movs	r3, #32
 8003064:	4a75      	ldr	r2, [pc, #468]	; (800323c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003066:	60d3      	str	r3, [r2, #12]
 8003068:	e150      	b.n	800330c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	4b73      	ldr	r3, [pc, #460]	; (8003240 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 8003072:	429a      	cmp	r2, r3
 8003074:	d960      	bls.n	8003138 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a64      	ldr	r2, [pc, #400]	; (800320c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d057      	beq.n	8003130 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a62      	ldr	r2, [pc, #392]	; (8003210 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d050      	beq.n	800312c <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a61      	ldr	r2, [pc, #388]	; (8003214 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d049      	beq.n	8003128 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a5f      	ldr	r2, [pc, #380]	; (8003218 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d042      	beq.n	8003124 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a5e      	ldr	r2, [pc, #376]	; (800321c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d03a      	beq.n	800311e <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a5c      	ldr	r2, [pc, #368]	; (8003220 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d032      	beq.n	8003118 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a5b      	ldr	r2, [pc, #364]	; (8003224 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d02a      	beq.n	8003112 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a59      	ldr	r2, [pc, #356]	; (8003228 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d022      	beq.n	800310c <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a58      	ldr	r2, [pc, #352]	; (800322c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d01a      	beq.n	8003106 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a56      	ldr	r2, [pc, #344]	; (8003230 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d012      	beq.n	8003100 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a55      	ldr	r2, [pc, #340]	; (8003234 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d00a      	beq.n	80030fa <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a53      	ldr	r2, [pc, #332]	; (8003238 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d102      	bne.n	80030f4 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 80030ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030f2:	e01e      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80030f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80030f8:	e01b      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80030fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030fe:	e018      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003100:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003104:	e015      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003106:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800310a:	e012      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800310c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003110:	e00f      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003112:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003116:	e00c      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003118:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800311c:	e009      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800311e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003122:	e006      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003124:	2320      	movs	r3, #32
 8003126:	e004      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003128:	2320      	movs	r3, #32
 800312a:	e002      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800312c:	2320      	movs	r3, #32
 800312e:	e000      	b.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003130:	2320      	movs	r3, #32
 8003132:	4a42      	ldr	r2, [pc, #264]	; (800323c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003134:	6093      	str	r3, [r2, #8]
 8003136:	e0e9      	b.n	800330c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	4b41      	ldr	r3, [pc, #260]	; (8003244 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003140:	429a      	cmp	r2, r3
 8003142:	f240 8083 	bls.w	800324c <HAL_DMAEx_MultiBufferStart_IT+0x354>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a30      	ldr	r2, [pc, #192]	; (800320c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d057      	beq.n	8003200 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a2e      	ldr	r2, [pc, #184]	; (8003210 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d050      	beq.n	80031fc <HAL_DMAEx_MultiBufferStart_IT+0x304>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a2d      	ldr	r2, [pc, #180]	; (8003214 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d049      	beq.n	80031f8 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a2b      	ldr	r2, [pc, #172]	; (8003218 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d042      	beq.n	80031f4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a2a      	ldr	r2, [pc, #168]	; (800321c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d03a      	beq.n	80031ee <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a28      	ldr	r2, [pc, #160]	; (8003220 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d032      	beq.n	80031e8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a27      	ldr	r2, [pc, #156]	; (8003224 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d02a      	beq.n	80031e2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a25      	ldr	r2, [pc, #148]	; (8003228 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d022      	beq.n	80031dc <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a24      	ldr	r2, [pc, #144]	; (800322c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d01a      	beq.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a22      	ldr	r2, [pc, #136]	; (8003230 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d012      	beq.n	80031d0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a21      	ldr	r2, [pc, #132]	; (8003234 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00a      	beq.n	80031ca <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1f      	ldr	r2, [pc, #124]	; (8003238 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d102      	bne.n	80031c4 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80031be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031c2:	e01e      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80031c8:	e01b      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031ce:	e018      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031d4:	e015      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031da:	e012      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031e0:	e00f      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031e6:	e00c      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031ec:	e009      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031f2:	e006      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031f4:	2320      	movs	r3, #32
 80031f6:	e004      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031f8:	2320      	movs	r3, #32
 80031fa:	e002      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031fc:	2320      	movs	r3, #32
 80031fe:	e000      	b.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003200:	2320      	movs	r3, #32
 8003202:	4a11      	ldr	r2, [pc, #68]	; (8003248 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 8003204:	60d3      	str	r3, [r2, #12]
 8003206:	e081      	b.n	800330c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003208:	40026458 	.word	0x40026458
 800320c:	40026010 	.word	0x40026010
 8003210:	40026410 	.word	0x40026410
 8003214:	40026070 	.word	0x40026070
 8003218:	40026470 	.word	0x40026470
 800321c:	40026028 	.word	0x40026028
 8003220:	40026428 	.word	0x40026428
 8003224:	40026088 	.word	0x40026088
 8003228:	40026488 	.word	0x40026488
 800322c:	40026040 	.word	0x40026040
 8003230:	40026440 	.word	0x40026440
 8003234:	400260a0 	.word	0x400260a0
 8003238:	400264a0 	.word	0x400264a0
 800323c:	40026400 	.word	0x40026400
 8003240:	400260b8 	.word	0x400260b8
 8003244:	40026058 	.word	0x40026058
 8003248:	40026000 	.word	0x40026000
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a96      	ldr	r2, [pc, #600]	; (80034ac <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d057      	beq.n	8003306 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a95      	ldr	r2, [pc, #596]	; (80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d050      	beq.n	8003302 <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a93      	ldr	r2, [pc, #588]	; (80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d049      	beq.n	80032fe <HAL_DMAEx_MultiBufferStart_IT+0x406>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a92      	ldr	r2, [pc, #584]	; (80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d042      	beq.n	80032fa <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a90      	ldr	r2, [pc, #576]	; (80034bc <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d03a      	beq.n	80032f4 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a8f      	ldr	r2, [pc, #572]	; (80034c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d032      	beq.n	80032ee <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a8d      	ldr	r2, [pc, #564]	; (80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d02a      	beq.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a8c      	ldr	r2, [pc, #560]	; (80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d022      	beq.n	80032e2 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a8a      	ldr	r2, [pc, #552]	; (80034cc <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d01a      	beq.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a89      	ldr	r2, [pc, #548]	; (80034d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d012      	beq.n	80032d6 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a87      	ldr	r2, [pc, #540]	; (80034d4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d00a      	beq.n	80032d0 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a86      	ldr	r2, [pc, #536]	; (80034d8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d102      	bne.n	80032ca <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80032c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032c8:	e01e      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80032ce:	e01b      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032d4:	e018      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032da:	e015      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032e0:	e012      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032e6:	e00f      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032ec:	e00c      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032f2:	e009      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032f8:	e006      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032fa:	2320      	movs	r3, #32
 80032fc:	e004      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80032fe:	2320      	movs	r3, #32
 8003300:	e002      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003302:	2320      	movs	r3, #32
 8003304:	e000      	b.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003306:	2320      	movs	r3, #32
 8003308:	4a74      	ldr	r2, [pc, #464]	; (80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 800330a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	4b73      	ldr	r3, [pc, #460]	; (80034e0 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003314:	429a      	cmp	r2, r3
 8003316:	d960      	bls.n	80033da <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a63      	ldr	r2, [pc, #396]	; (80034ac <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d057      	beq.n	80033d2 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a62      	ldr	r2, [pc, #392]	; (80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d050      	beq.n	80033ce <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a60      	ldr	r2, [pc, #384]	; (80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d049      	beq.n	80033ca <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a5f      	ldr	r2, [pc, #380]	; (80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d042      	beq.n	80033c6 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a5d      	ldr	r2, [pc, #372]	; (80034bc <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d03a      	beq.n	80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a5c      	ldr	r2, [pc, #368]	; (80034c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d032      	beq.n	80033ba <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a5a      	ldr	r2, [pc, #360]	; (80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d02a      	beq.n	80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a59      	ldr	r2, [pc, #356]	; (80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d022      	beq.n	80033ae <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a57      	ldr	r2, [pc, #348]	; (80034cc <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d01a      	beq.n	80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a56      	ldr	r2, [pc, #344]	; (80034d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d012      	beq.n	80033a2 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a54      	ldr	r2, [pc, #336]	; (80034d4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00a      	beq.n	800339c <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a53      	ldr	r2, [pc, #332]	; (80034d8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d102      	bne.n	8003396 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003390:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003394:	e01e      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003396:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800339a:	e01b      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800339c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033a0:	e018      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033a6:	e015      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033ac:	e012      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b2:	e00f      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b8:	e00c      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033be:	e009      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033c4:	e006      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033c6:	2310      	movs	r3, #16
 80033c8:	e004      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ca:	2310      	movs	r3, #16
 80033cc:	e002      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ce:	2310      	movs	r3, #16
 80033d0:	e000      	b.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033d2:	2310      	movs	r3, #16
 80033d4:	4a43      	ldr	r2, [pc, #268]	; (80034e4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80033d6:	60d3      	str	r3, [r2, #12]
 80033d8:	e14f      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4b41      	ldr	r3, [pc, #260]	; (80034e8 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 80033e2:	429a      	cmp	r2, r3
 80033e4:	f240 8082 	bls.w	80034ec <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a2f      	ldr	r2, [pc, #188]	; (80034ac <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d057      	beq.n	80034a2 <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2e      	ldr	r2, [pc, #184]	; (80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d050      	beq.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d049      	beq.n	800349a <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2b      	ldr	r2, [pc, #172]	; (80034b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d042      	beq.n	8003496 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a29      	ldr	r2, [pc, #164]	; (80034bc <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d03a      	beq.n	8003490 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a28      	ldr	r2, [pc, #160]	; (80034c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d032      	beq.n	800348a <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a26      	ldr	r2, [pc, #152]	; (80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d02a      	beq.n	8003484 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a25      	ldr	r2, [pc, #148]	; (80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d022      	beq.n	800347e <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a23      	ldr	r2, [pc, #140]	; (80034cc <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d01a      	beq.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a22      	ldr	r2, [pc, #136]	; (80034d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d012      	beq.n	8003472 <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a20      	ldr	r2, [pc, #128]	; (80034d4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00a      	beq.n	800346c <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a1f      	ldr	r2, [pc, #124]	; (80034d8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d102      	bne.n	8003466 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003460:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003464:	e01e      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003466:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800346a:	e01b      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800346c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003470:	e018      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003472:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003476:	e015      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003478:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800347c:	e012      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800347e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003482:	e00f      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003488:	e00c      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800348a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800348e:	e009      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003490:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003494:	e006      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003496:	2310      	movs	r3, #16
 8003498:	e004      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800349a:	2310      	movs	r3, #16
 800349c:	e002      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800349e:	2310      	movs	r3, #16
 80034a0:	e000      	b.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034a2:	2310      	movs	r3, #16
 80034a4:	4a0f      	ldr	r2, [pc, #60]	; (80034e4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80034a6:	6093      	str	r3, [r2, #8]
 80034a8:	e0e7      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80034aa:	bf00      	nop
 80034ac:	40026010 	.word	0x40026010
 80034b0:	40026410 	.word	0x40026410
 80034b4:	40026070 	.word	0x40026070
 80034b8:	40026470 	.word	0x40026470
 80034bc:	40026028 	.word	0x40026028
 80034c0:	40026428 	.word	0x40026428
 80034c4:	40026088 	.word	0x40026088
 80034c8:	40026488 	.word	0x40026488
 80034cc:	40026040 	.word	0x40026040
 80034d0:	40026440 	.word	0x40026440
 80034d4:	400260a0 	.word	0x400260a0
 80034d8:	400264a0 	.word	0x400264a0
 80034dc:	40026000 	.word	0x40026000
 80034e0:	40026458 	.word	0x40026458
 80034e4:	40026400 	.word	0x40026400
 80034e8:	400260b8 	.word	0x400260b8
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	461a      	mov	r2, r3
 80034f2:	4b96      	ldr	r3, [pc, #600]	; (800374c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d960      	bls.n	80035ba <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a94      	ldr	r2, [pc, #592]	; (8003750 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d057      	beq.n	80035b2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a93      	ldr	r2, [pc, #588]	; (8003754 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d050      	beq.n	80035ae <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a91      	ldr	r2, [pc, #580]	; (8003758 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d049      	beq.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a90      	ldr	r2, [pc, #576]	; (800375c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d042      	beq.n	80035a6 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a8e      	ldr	r2, [pc, #568]	; (8003760 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d03a      	beq.n	80035a0 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a8d      	ldr	r2, [pc, #564]	; (8003764 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d032      	beq.n	800359a <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a8b      	ldr	r2, [pc, #556]	; (8003768 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d02a      	beq.n	8003594 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a8a      	ldr	r2, [pc, #552]	; (800376c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d022      	beq.n	800358e <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a88      	ldr	r2, [pc, #544]	; (8003770 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d01a      	beq.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a87      	ldr	r2, [pc, #540]	; (8003774 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d012      	beq.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a85      	ldr	r2, [pc, #532]	; (8003778 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00a      	beq.n	800357c <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a84      	ldr	r2, [pc, #528]	; (800377c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d102      	bne.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003570:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003574:	e01e      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003576:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800357a:	e01b      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800357c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003580:	e018      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003582:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003586:	e015      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003588:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800358c:	e012      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800358e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003592:	e00f      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003598:	e00c      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800359a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800359e:	e009      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035a4:	e006      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035a6:	2310      	movs	r3, #16
 80035a8:	e004      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035aa:	2310      	movs	r3, #16
 80035ac:	e002      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035ae:	2310      	movs	r3, #16
 80035b0:	e000      	b.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035b2:	2310      	movs	r3, #16
 80035b4:	4a72      	ldr	r2, [pc, #456]	; (8003780 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80035b6:	60d3      	str	r3, [r2, #12]
 80035b8:	e05f      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a64      	ldr	r2, [pc, #400]	; (8003750 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d057      	beq.n	8003674 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a62      	ldr	r2, [pc, #392]	; (8003754 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d050      	beq.n	8003670 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a61      	ldr	r2, [pc, #388]	; (8003758 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d049      	beq.n	800366c <HAL_DMAEx_MultiBufferStart_IT+0x774>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a5f      	ldr	r2, [pc, #380]	; (800375c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d042      	beq.n	8003668 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a5e      	ldr	r2, [pc, #376]	; (8003760 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d03a      	beq.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a5c      	ldr	r2, [pc, #368]	; (8003764 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d032      	beq.n	800365c <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a5b      	ldr	r2, [pc, #364]	; (8003768 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d02a      	beq.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a59      	ldr	r2, [pc, #356]	; (800376c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d022      	beq.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a58      	ldr	r2, [pc, #352]	; (8003770 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d01a      	beq.n	800364a <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a56      	ldr	r2, [pc, #344]	; (8003774 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d012      	beq.n	8003644 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a55      	ldr	r2, [pc, #340]	; (8003778 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d00a      	beq.n	800363e <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a53      	ldr	r2, [pc, #332]	; (800377c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d102      	bne.n	8003638 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003632:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003636:	e01e      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003638:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800363c:	e01b      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800363e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003642:	e018      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003644:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003648:	e015      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800364a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800364e:	e012      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003650:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003654:	e00f      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800365a:	e00c      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800365c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003660:	e009      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003662:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003666:	e006      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003668:	2310      	movs	r3, #16
 800366a:	e004      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800366c:	2310      	movs	r3, #16
 800366e:	e002      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003670:	2310      	movs	r3, #16
 8003672:	e000      	b.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003674:	2310      	movs	r3, #16
 8003676:	4a42      	ldr	r2, [pc, #264]	; (8003780 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003678:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	4b40      	ldr	r3, [pc, #256]	; (8003784 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003682:	429a      	cmp	r2, r3
 8003684:	f240 8082 	bls.w	800378c <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a30      	ldr	r2, [pc, #192]	; (8003750 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d057      	beq.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a2f      	ldr	r2, [pc, #188]	; (8003754 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d050      	beq.n	800373e <HAL_DMAEx_MultiBufferStart_IT+0x846>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a2d      	ldr	r2, [pc, #180]	; (8003758 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d049      	beq.n	800373a <HAL_DMAEx_MultiBufferStart_IT+0x842>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a2c      	ldr	r2, [pc, #176]	; (800375c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d042      	beq.n	8003736 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a2a      	ldr	r2, [pc, #168]	; (8003760 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d03a      	beq.n	8003730 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a29      	ldr	r2, [pc, #164]	; (8003764 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d032      	beq.n	800372a <HAL_DMAEx_MultiBufferStart_IT+0x832>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a27      	ldr	r2, [pc, #156]	; (8003768 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d02a      	beq.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a26      	ldr	r2, [pc, #152]	; (800376c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d022      	beq.n	800371e <HAL_DMAEx_MultiBufferStart_IT+0x826>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a24      	ldr	r2, [pc, #144]	; (8003770 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d01a      	beq.n	8003718 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a23      	ldr	r2, [pc, #140]	; (8003774 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d012      	beq.n	8003712 <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a21      	ldr	r2, [pc, #132]	; (8003778 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00a      	beq.n	800370c <HAL_DMAEx_MultiBufferStart_IT+0x814>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a20      	ldr	r2, [pc, #128]	; (800377c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d102      	bne.n	8003706 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003700:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003704:	e01e      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003706:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800370a:	e01b      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800370c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003710:	e018      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003712:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003716:	e015      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003718:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800371c:	e012      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800371e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003722:	e00f      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003728:	e00c      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800372a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800372e:	e009      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003730:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003734:	e006      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003736:	2308      	movs	r3, #8
 8003738:	e004      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800373a:	2308      	movs	r3, #8
 800373c:	e002      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800373e:	2308      	movs	r3, #8
 8003740:	e000      	b.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003742:	2308      	movs	r3, #8
 8003744:	4a10      	ldr	r2, [pc, #64]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003746:	60d3      	str	r3, [r2, #12]
 8003748:	e16f      	b.n	8003a2a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 800374a:	bf00      	nop
 800374c:	40026058 	.word	0x40026058
 8003750:	40026010 	.word	0x40026010
 8003754:	40026410 	.word	0x40026410
 8003758:	40026070 	.word	0x40026070
 800375c:	40026470 	.word	0x40026470
 8003760:	40026028 	.word	0x40026028
 8003764:	40026428 	.word	0x40026428
 8003768:	40026088 	.word	0x40026088
 800376c:	40026488 	.word	0x40026488
 8003770:	40026040 	.word	0x40026040
 8003774:	40026440 	.word	0x40026440
 8003778:	400260a0 	.word	0x400260a0
 800377c:	400264a0 	.word	0x400264a0
 8003780:	40026000 	.word	0x40026000
 8003784:	40026458 	.word	0x40026458
 8003788:	40026400 	.word	0x40026400
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	461a      	mov	r2, r3
 8003792:	4b94      	ldr	r3, [pc, #592]	; (80039e4 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003794:	429a      	cmp	r2, r3
 8003796:	d960      	bls.n	800385a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a92      	ldr	r2, [pc, #584]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d057      	beq.n	8003852 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a91      	ldr	r2, [pc, #580]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d050      	beq.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a8f      	ldr	r2, [pc, #572]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d049      	beq.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x952>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a8e      	ldr	r2, [pc, #568]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d042      	beq.n	8003846 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a8c      	ldr	r2, [pc, #560]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d03a      	beq.n	8003840 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a8b      	ldr	r2, [pc, #556]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d032      	beq.n	800383a <HAL_DMAEx_MultiBufferStart_IT+0x942>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a89      	ldr	r2, [pc, #548]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d02a      	beq.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a88      	ldr	r2, [pc, #544]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d022      	beq.n	800382e <HAL_DMAEx_MultiBufferStart_IT+0x936>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a86      	ldr	r2, [pc, #536]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d01a      	beq.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a85      	ldr	r2, [pc, #532]	; (8003a0c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d012      	beq.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a83      	ldr	r2, [pc, #524]	; (8003a10 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d00a      	beq.n	800381c <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a82      	ldr	r2, [pc, #520]	; (8003a14 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d102      	bne.n	8003816 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003810:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003814:	e01e      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003816:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800381a:	e01b      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800381c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003820:	e018      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003822:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003826:	e015      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003828:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800382c:	e012      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800382e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003832:	e00f      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003834:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003838:	e00c      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800383a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800383e:	e009      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003840:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003844:	e006      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003846:	2308      	movs	r3, #8
 8003848:	e004      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800384a:	2308      	movs	r3, #8
 800384c:	e002      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800384e:	2308      	movs	r3, #8
 8003850:	e000      	b.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003852:	2308      	movs	r3, #8
 8003854:	4a70      	ldr	r2, [pc, #448]	; (8003a18 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003856:	6093      	str	r3, [r2, #8]
 8003858:	e0e7      	b.n	8003a2a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	461a      	mov	r2, r3
 8003860:	4b6e      	ldr	r3, [pc, #440]	; (8003a1c <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003862:	429a      	cmp	r2, r3
 8003864:	d960      	bls.n	8003928 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a5f      	ldr	r2, [pc, #380]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d057      	beq.n	8003920 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a5d      	ldr	r2, [pc, #372]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d050      	beq.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a5c      	ldr	r2, [pc, #368]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d049      	beq.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a5a      	ldr	r2, [pc, #360]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d042      	beq.n	8003914 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a59      	ldr	r2, [pc, #356]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d03a      	beq.n	800390e <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a57      	ldr	r2, [pc, #348]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d032      	beq.n	8003908 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a56      	ldr	r2, [pc, #344]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d02a      	beq.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a54      	ldr	r2, [pc, #336]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d022      	beq.n	80038fc <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a53      	ldr	r2, [pc, #332]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d01a      	beq.n	80038f6 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a51      	ldr	r2, [pc, #324]	; (8003a0c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d012      	beq.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a50      	ldr	r2, [pc, #320]	; (8003a10 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d00a      	beq.n	80038ea <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a4e      	ldr	r2, [pc, #312]	; (8003a14 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d102      	bne.n	80038e4 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 80038de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038e2:	e01e      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80038e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038e8:	e01b      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80038ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038ee:	e018      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80038f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038f4:	e015      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80038f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038fa:	e012      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80038fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003900:	e00f      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003902:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003906:	e00c      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003908:	f44f 7300 	mov.w	r3, #512	; 0x200
 800390c:	e009      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800390e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003912:	e006      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003914:	2308      	movs	r3, #8
 8003916:	e004      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003918:	2308      	movs	r3, #8
 800391a:	e002      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800391c:	2308      	movs	r3, #8
 800391e:	e000      	b.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003920:	2308      	movs	r3, #8
 8003922:	4a3f      	ldr	r2, [pc, #252]	; (8003a20 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003924:	60d3      	str	r3, [r2, #12]
 8003926:	e080      	b.n	8003a2a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a2e      	ldr	r2, [pc, #184]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d078      	beq.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2d      	ldr	r2, [pc, #180]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d050      	beq.n	80039de <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2b      	ldr	r2, [pc, #172]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d049      	beq.n	80039da <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2a      	ldr	r2, [pc, #168]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d042      	beq.n	80039d6 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a28      	ldr	r2, [pc, #160]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d03a      	beq.n	80039d0 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a27      	ldr	r2, [pc, #156]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d032      	beq.n	80039ca <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a25      	ldr	r2, [pc, #148]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d02a      	beq.n	80039c4 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a24      	ldr	r2, [pc, #144]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d022      	beq.n	80039be <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a22      	ldr	r2, [pc, #136]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d01a      	beq.n	80039b8 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a21      	ldr	r2, [pc, #132]	; (8003a0c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d012      	beq.n	80039b2 <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a1f      	ldr	r2, [pc, #124]	; (8003a10 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d00a      	beq.n	80039ac <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a1e      	ldr	r2, [pc, #120]	; (8003a14 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d102      	bne.n	80039a6 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 80039a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039a4:	e03f      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039aa:	e03c      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039b0:	e039      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039b2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039b6:	e036      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039bc:	e033      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039c2:	e030      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039c8:	e02d      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ce:	e02a      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039d4:	e027      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039d6:	2308      	movs	r3, #8
 80039d8:	e025      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039da:	2308      	movs	r3, #8
 80039dc:	e023      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039de:	2308      	movs	r3, #8
 80039e0:	e021      	b.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039e2:	bf00      	nop
 80039e4:	400260b8 	.word	0x400260b8
 80039e8:	40026010 	.word	0x40026010
 80039ec:	40026410 	.word	0x40026410
 80039f0:	40026070 	.word	0x40026070
 80039f4:	40026470 	.word	0x40026470
 80039f8:	40026028 	.word	0x40026028
 80039fc:	40026428 	.word	0x40026428
 8003a00:	40026088 	.word	0x40026088
 8003a04:	40026488 	.word	0x40026488
 8003a08:	40026040 	.word	0x40026040
 8003a0c:	40026440 	.word	0x40026440
 8003a10:	400260a0 	.word	0x400260a0
 8003a14:	400264a0 	.word	0x400264a0
 8003a18:	40026400 	.word	0x40026400
 8003a1c:	40026058 	.word	0x40026058
 8003a20:	40026000 	.word	0x40026000
 8003a24:	2308      	movs	r3, #8
 8003a26:	4a9a      	ldr	r2, [pc, #616]	; (8003c90 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003a28:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4b98      	ldr	r3, [pc, #608]	; (8003c94 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d960      	bls.n	8003af8 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a97      	ldr	r2, [pc, #604]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d057      	beq.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a95      	ldr	r2, [pc, #596]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d050      	beq.n	8003aec <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a94      	ldr	r2, [pc, #592]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d049      	beq.n	8003ae8 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a92      	ldr	r2, [pc, #584]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d042      	beq.n	8003ae4 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a91      	ldr	r2, [pc, #580]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d03a      	beq.n	8003ade <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a8f      	ldr	r2, [pc, #572]	; (8003cac <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d032      	beq.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a8e      	ldr	r2, [pc, #568]	; (8003cb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d02a      	beq.n	8003ad2 <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a8c      	ldr	r2, [pc, #560]	; (8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d022      	beq.n	8003acc <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a8b      	ldr	r2, [pc, #556]	; (8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d01a      	beq.n	8003ac6 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a89      	ldr	r2, [pc, #548]	; (8003cbc <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d012      	beq.n	8003ac0 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a88      	ldr	r2, [pc, #544]	; (8003cc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00a      	beq.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a86      	ldr	r2, [pc, #536]	; (8003cc4 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d102      	bne.n	8003ab4 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003aae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ab2:	e01e      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ab4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ab8:	e01b      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003aba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003abe:	e018      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ac0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ac4:	e015      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ac6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003aca:	e012      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003acc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ad0:	e00f      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ad2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ad6:	e00c      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ad8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003adc:	e009      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ade:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ae2:	e006      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	e004      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ae8:	2304      	movs	r3, #4
 8003aea:	e002      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003aec:	2304      	movs	r3, #4
 8003aee:	e000      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003af0:	2304      	movs	r3, #4
 8003af2:	4a75      	ldr	r2, [pc, #468]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003af4:	60d3      	str	r3, [r2, #12]
 8003af6:	e151      	b.n	8003d9c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	461a      	mov	r2, r3
 8003afe:	4b73      	ldr	r3, [pc, #460]	; (8003ccc <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d960      	bls.n	8003bc6 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a63      	ldr	r2, [pc, #396]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d057      	beq.n	8003bbe <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a62      	ldr	r2, [pc, #392]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d050      	beq.n	8003bba <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a60      	ldr	r2, [pc, #384]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d049      	beq.n	8003bb6 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a5f      	ldr	r2, [pc, #380]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d042      	beq.n	8003bb2 <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a5d      	ldr	r2, [pc, #372]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d03a      	beq.n	8003bac <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a5c      	ldr	r2, [pc, #368]	; (8003cac <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d032      	beq.n	8003ba6 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a5a      	ldr	r2, [pc, #360]	; (8003cb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d02a      	beq.n	8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a59      	ldr	r2, [pc, #356]	; (8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d022      	beq.n	8003b9a <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a57      	ldr	r2, [pc, #348]	; (8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d01a      	beq.n	8003b94 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a56      	ldr	r2, [pc, #344]	; (8003cbc <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d012      	beq.n	8003b8e <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a54      	ldr	r2, [pc, #336]	; (8003cc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d00a      	beq.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a53      	ldr	r2, [pc, #332]	; (8003cc4 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d102      	bne.n	8003b82 <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003b7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b80:	e01e      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003b82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b86:	e01b      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003b88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b8c:	e018      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003b8e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b92:	e015      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003b94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b98:	e012      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b9e:	e00f      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ba0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ba4:	e00c      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003baa:	e009      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bb0:	e006      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	e004      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bb6:	2304      	movs	r3, #4
 8003bb8:	e002      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bba:	2304      	movs	r3, #4
 8003bbc:	e000      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	4a41      	ldr	r2, [pc, #260]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003bc2:	6093      	str	r3, [r2, #8]
 8003bc4:	e0ea      	b.n	8003d9c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	4b40      	ldr	r3, [pc, #256]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	f240 8084 	bls.w	8003cdc <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2f      	ldr	r2, [pc, #188]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d07a      	beq.n	8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2e      	ldr	r2, [pc, #184]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d050      	beq.n	8003c8a <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a2c      	ldr	r2, [pc, #176]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d049      	beq.n	8003c86 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a2b      	ldr	r2, [pc, #172]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d042      	beq.n	8003c82 <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a29      	ldr	r2, [pc, #164]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d03a      	beq.n	8003c7c <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a28      	ldr	r2, [pc, #160]	; (8003cac <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d032      	beq.n	8003c76 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a26      	ldr	r2, [pc, #152]	; (8003cb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d02a      	beq.n	8003c70 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a25      	ldr	r2, [pc, #148]	; (8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d022      	beq.n	8003c6a <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a23      	ldr	r2, [pc, #140]	; (8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01a      	beq.n	8003c64 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a22      	ldr	r2, [pc, #136]	; (8003cbc <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d012      	beq.n	8003c5e <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a20      	ldr	r2, [pc, #128]	; (8003cc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00a      	beq.n	8003c58 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a1f      	ldr	r2, [pc, #124]	; (8003cc4 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d102      	bne.n	8003c52 <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8003c4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c50:	e041      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c56:	e03e      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c5c:	e03b      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c5e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c62:	e038      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c64:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c68:	e035      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c6e:	e032      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c74:	e02f      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c7a:	e02c      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c80:	e029      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c82:	2304      	movs	r3, #4
 8003c84:	e027      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c86:	2304      	movs	r3, #4
 8003c88:	e025      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c8a:	2304      	movs	r3, #4
 8003c8c:	e023      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c8e:	bf00      	nop
 8003c90:	40026000 	.word	0x40026000
 8003c94:	40026458 	.word	0x40026458
 8003c98:	40026010 	.word	0x40026010
 8003c9c:	40026410 	.word	0x40026410
 8003ca0:	40026070 	.word	0x40026070
 8003ca4:	40026470 	.word	0x40026470
 8003ca8:	40026028 	.word	0x40026028
 8003cac:	40026428 	.word	0x40026428
 8003cb0:	40026088 	.word	0x40026088
 8003cb4:	40026488 	.word	0x40026488
 8003cb8:	40026040 	.word	0x40026040
 8003cbc:	40026440 	.word	0x40026440
 8003cc0:	400260a0 	.word	0x400260a0
 8003cc4:	400264a0 	.word	0x400264a0
 8003cc8:	40026400 	.word	0x40026400
 8003ccc:	400260b8 	.word	0x400260b8
 8003cd0:	40026058 	.word	0x40026058
 8003cd4:	2304      	movs	r3, #4
 8003cd6:	4a94      	ldr	r2, [pc, #592]	; (8003f28 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003cd8:	60d3      	str	r3, [r2, #12]
 8003cda:	e05f      	b.n	8003d9c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a92      	ldr	r2, [pc, #584]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d057      	beq.n	8003d96 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a91      	ldr	r2, [pc, #580]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d050      	beq.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a8f      	ldr	r2, [pc, #572]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d049      	beq.n	8003d8e <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a8e      	ldr	r2, [pc, #568]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d042      	beq.n	8003d8a <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a8c      	ldr	r2, [pc, #560]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d03a      	beq.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a8b      	ldr	r2, [pc, #556]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d032      	beq.n	8003d7e <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a89      	ldr	r2, [pc, #548]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d02a      	beq.n	8003d78 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a88      	ldr	r2, [pc, #544]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d022      	beq.n	8003d72 <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a86      	ldr	r2, [pc, #536]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d01a      	beq.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a85      	ldr	r2, [pc, #532]	; (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d012      	beq.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a83      	ldr	r2, [pc, #524]	; (8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d00a      	beq.n	8003d60 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a82      	ldr	r2, [pc, #520]	; (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d102      	bne.n	8003d5a <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8003d54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d58:	e01e      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d5e:	e01b      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d64:	e018      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d6a:	e015      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d70:	e012      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d76:	e00f      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d7c:	e00c      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d82:	e009      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d88:	e006      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d8a:	2304      	movs	r3, #4
 8003d8c:	e004      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d8e:	2304      	movs	r3, #4
 8003d90:	e002      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d92:	2304      	movs	r3, #4
 8003d94:	e000      	b.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d96:	2304      	movs	r3, #4
 8003d98:	4a63      	ldr	r2, [pc, #396]	; (8003f28 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003d9a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	4b6e      	ldr	r3, [pc, #440]	; (8003f5c <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d95c      	bls.n	8003e62 <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a5f      	ldr	r2, [pc, #380]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d053      	beq.n	8003e5a <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a5e      	ldr	r2, [pc, #376]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d04c      	beq.n	8003e56 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a5c      	ldr	r2, [pc, #368]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d045      	beq.n	8003e52 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a5b      	ldr	r2, [pc, #364]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d03e      	beq.n	8003e4e <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a59      	ldr	r2, [pc, #356]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d037      	beq.n	8003e4a <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a58      	ldr	r2, [pc, #352]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d030      	beq.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a56      	ldr	r2, [pc, #344]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d029      	beq.n	8003e42 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a55      	ldr	r2, [pc, #340]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d022      	beq.n	8003e3e <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a53      	ldr	r2, [pc, #332]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01a      	beq.n	8003e38 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a52      	ldr	r2, [pc, #328]	; (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d012      	beq.n	8003e32 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a50      	ldr	r2, [pc, #320]	; (8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00a      	beq.n	8003e2c <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a4f      	ldr	r2, [pc, #316]	; (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d102      	bne.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8003e20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e24:	e01a      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e2a:	e017      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e30:	e014      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e36:	e011      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e3c:	e00e      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e3e:	2340      	movs	r3, #64	; 0x40
 8003e40:	e00c      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e42:	2340      	movs	r3, #64	; 0x40
 8003e44:	e00a      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e46:	2340      	movs	r3, #64	; 0x40
 8003e48:	e008      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e4a:	2340      	movs	r3, #64	; 0x40
 8003e4c:	e006      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e004      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e002      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	4a40      	ldr	r2, [pc, #256]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003e5e:	60d3      	str	r3, [r2, #12]
 8003e60:	e141      	b.n	80040e6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	4b3e      	ldr	r3, [pc, #248]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d97c      	bls.n	8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a2e      	ldr	r2, [pc, #184]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d053      	beq.n	8003f20 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a2c      	ldr	r2, [pc, #176]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d04c      	beq.n	8003f1c <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a2b      	ldr	r2, [pc, #172]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d045      	beq.n	8003f18 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a29      	ldr	r2, [pc, #164]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d03e      	beq.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a28      	ldr	r2, [pc, #160]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d037      	beq.n	8003f10 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a26      	ldr	r2, [pc, #152]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d030      	beq.n	8003f0c <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a25      	ldr	r2, [pc, #148]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d029      	beq.n	8003f08 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a23      	ldr	r2, [pc, #140]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d022      	beq.n	8003f04 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a22      	ldr	r2, [pc, #136]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d01a      	beq.n	8003efe <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a20      	ldr	r2, [pc, #128]	; (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d012      	beq.n	8003ef8 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a1f      	ldr	r2, [pc, #124]	; (8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d00a      	beq.n	8003ef2 <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a1d      	ldr	r2, [pc, #116]	; (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d102      	bne.n	8003eec <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8003ee6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003eea:	e01a      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003eec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ef0:	e017      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003ef2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ef6:	e014      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003ef8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003efc:	e011      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003efe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f02:	e00e      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f04:	2340      	movs	r3, #64	; 0x40
 8003f06:	e00c      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f08:	2340      	movs	r3, #64	; 0x40
 8003f0a:	e00a      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f0c:	2340      	movs	r3, #64	; 0x40
 8003f0e:	e008      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f10:	2340      	movs	r3, #64	; 0x40
 8003f12:	e006      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f14:	2301      	movs	r3, #1
 8003f16:	e004      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e002      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e000      	b.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f20:	2301      	movs	r3, #1
 8003f22:	4a0f      	ldr	r2, [pc, #60]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003f24:	6093      	str	r3, [r2, #8]
 8003f26:	e0de      	b.n	80040e6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003f28:	40026000 	.word	0x40026000
 8003f2c:	40026010 	.word	0x40026010
 8003f30:	40026410 	.word	0x40026410
 8003f34:	40026070 	.word	0x40026070
 8003f38:	40026470 	.word	0x40026470
 8003f3c:	40026028 	.word	0x40026028
 8003f40:	40026428 	.word	0x40026428
 8003f44:	40026088 	.word	0x40026088
 8003f48:	40026488 	.word	0x40026488
 8003f4c:	40026040 	.word	0x40026040
 8003f50:	40026440 	.word	0x40026440
 8003f54:	400260a0 	.word	0x400260a0
 8003f58:	400264a0 	.word	0x400264a0
 8003f5c:	40026458 	.word	0x40026458
 8003f60:	40026400 	.word	0x40026400
 8003f64:	400260b8 	.word	0x400260b8
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b78      	ldr	r3, [pc, #480]	; (8004150 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d95c      	bls.n	800402e <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a76      	ldr	r2, [pc, #472]	; (8004154 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d053      	beq.n	8004026 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a75      	ldr	r2, [pc, #468]	; (8004158 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d04c      	beq.n	8004022 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a73      	ldr	r2, [pc, #460]	; (800415c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d045      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a72      	ldr	r2, [pc, #456]	; (8004160 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d03e      	beq.n	800401a <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a70      	ldr	r2, [pc, #448]	; (8004164 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d037      	beq.n	8004016 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a6f      	ldr	r2, [pc, #444]	; (8004168 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d030      	beq.n	8004012 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a6d      	ldr	r2, [pc, #436]	; (800416c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d029      	beq.n	800400e <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a6c      	ldr	r2, [pc, #432]	; (8004170 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d022      	beq.n	800400a <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a6a      	ldr	r2, [pc, #424]	; (8004174 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d01a      	beq.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a69      	ldr	r2, [pc, #420]	; (8004178 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d012      	beq.n	8003ffe <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a67      	ldr	r2, [pc, #412]	; (800417c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a66      	ldr	r2, [pc, #408]	; (8004180 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d102      	bne.n	8003ff2 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8003fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ff0:	e01a      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003ff2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ff6:	e017      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003ff8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ffc:	e014      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003ffe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004002:	e011      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004004:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004008:	e00e      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800400a:	2340      	movs	r3, #64	; 0x40
 800400c:	e00c      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800400e:	2340      	movs	r3, #64	; 0x40
 8004010:	e00a      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004012:	2340      	movs	r3, #64	; 0x40
 8004014:	e008      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004016:	2340      	movs	r3, #64	; 0x40
 8004018:	e006      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800401a:	2301      	movs	r3, #1
 800401c:	e004      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800401e:	2301      	movs	r3, #1
 8004020:	e002      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004026:	2301      	movs	r3, #1
 8004028:	4a56      	ldr	r2, [pc, #344]	; (8004184 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800402a:	60d3      	str	r3, [r2, #12]
 800402c:	e05b      	b.n	80040e6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a48      	ldr	r2, [pc, #288]	; (8004154 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d053      	beq.n	80040e0 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a46      	ldr	r2, [pc, #280]	; (8004158 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d04c      	beq.n	80040dc <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a45      	ldr	r2, [pc, #276]	; (800415c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d045      	beq.n	80040d8 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a43      	ldr	r2, [pc, #268]	; (8004160 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d03e      	beq.n	80040d4 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a42      	ldr	r2, [pc, #264]	; (8004164 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d037      	beq.n	80040d0 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a40      	ldr	r2, [pc, #256]	; (8004168 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d030      	beq.n	80040cc <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a3f      	ldr	r2, [pc, #252]	; (800416c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d029      	beq.n	80040c8 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a3d      	ldr	r2, [pc, #244]	; (8004170 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d022      	beq.n	80040c4 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a3c      	ldr	r2, [pc, #240]	; (8004174 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d01a      	beq.n	80040be <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a3a      	ldr	r2, [pc, #232]	; (8004178 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d012      	beq.n	80040b8 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a39      	ldr	r2, [pc, #228]	; (800417c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00a      	beq.n	80040b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a37      	ldr	r2, [pc, #220]	; (8004180 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d102      	bne.n	80040ac <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 80040a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040aa:	e01a      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040b0:	e017      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040b6:	e014      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040bc:	e011      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040c2:	e00e      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040c4:	2340      	movs	r3, #64	; 0x40
 80040c6:	e00c      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040c8:	2340      	movs	r3, #64	; 0x40
 80040ca:	e00a      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040cc:	2340      	movs	r3, #64	; 0x40
 80040ce:	e008      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040d0:	2340      	movs	r3, #64	; 0x40
 80040d2:	e006      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040d4:	2301      	movs	r3, #1
 80040d6:	e004      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040d8:	2301      	movs	r3, #1
 80040da:	e002      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040dc:	2301      	movs	r3, #1
 80040de:	e000      	b.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040e0:	2301      	movs	r3, #1
 80040e2:	4a28      	ldr	r2, [pc, #160]	; (8004184 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80040e4:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f042 0216 	orr.w	r2, r2, #22
 80040f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695a      	ldr	r2, [r3, #20]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004104:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410a:	2b00      	cmp	r3, #0
 800410c:	d103      	bne.n	8004116 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0208 	orr.w	r2, r2, #8
 8004124:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f042 0201 	orr.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	e005      	b.n	8004144 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004140:	2302      	movs	r3, #2
 8004142:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004144:	7dfb      	ldrb	r3, [r7, #23]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40026058 	.word	0x40026058
 8004154:	40026010 	.word	0x40026010
 8004158:	40026410 	.word	0x40026410
 800415c:	40026070 	.word	0x40026070
 8004160:	40026470 	.word	0x40026470
 8004164:	40026028 	.word	0x40026028
 8004168:	40026428 	.word	0x40026428
 800416c:	40026088 	.word	0x40026088
 8004170:	40026488 	.word	0x40026488
 8004174:	40026040 	.word	0x40026040
 8004178:	40026440 	.word	0x40026440
 800417c:	400260a0 	.word	0x400260a0
 8004180:	400264a0 	.word	0x400264a0
 8004184:	40026000 	.word	0x40026000

08004188 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	4613      	mov	r3, r2
 8004194:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	60da      	str	r2, [r3, #12]
 80041a4:	e003      	b.n	80041ae <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b40      	cmp	r3, #64	; 0x40
 80041d8:	d108      	bne.n	80041ec <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68ba      	ldr	r2, [r7, #8]
 80041e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041ea:	e007      	b.n	80041fc <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	60da      	str	r2, [r3, #12]
}
 80041fc:	bf00      	nop
 80041fe:	3714      	adds	r7, #20
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004208:	b480      	push	{r7}
 800420a:	b089      	sub	sp, #36	; 0x24
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004212:	2300      	movs	r3, #0
 8004214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004216:	2300      	movs	r3, #0
 8004218:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800421e:	2300      	movs	r3, #0
 8004220:	61fb      	str	r3, [r7, #28]
 8004222:	e16b      	b.n	80044fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004224:	2201      	movs	r2, #1
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	4013      	ands	r3, r2
 8004236:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	429a      	cmp	r2, r3
 800423e:	f040 815a 	bne.w	80044f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d005      	beq.n	800425a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004256:	2b02      	cmp	r3, #2
 8004258:	d130      	bne.n	80042bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	2203      	movs	r2, #3
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	4013      	ands	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4313      	orrs	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004290:	2201      	movs	r2, #1
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	091b      	lsrs	r3, r3, #4
 80042a6:	f003 0201 	and.w	r2, r3, #1
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d017      	beq.n	80042f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	2203      	movs	r2, #3
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	43db      	mvns	r3, r3
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4013      	ands	r3, r2
 80042de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 0303 	and.w	r3, r3, #3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d123      	bne.n	800434c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	08da      	lsrs	r2, r3, #3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3208      	adds	r2, #8
 800430c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004310:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	220f      	movs	r2, #15
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	43db      	mvns	r3, r3
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	4013      	ands	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4313      	orrs	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	08da      	lsrs	r2, r3, #3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	3208      	adds	r2, #8
 8004346:	69b9      	ldr	r1, [r7, #24]
 8004348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	2203      	movs	r2, #3
 8004358:	fa02 f303 	lsl.w	r3, r2, r3
 800435c:	43db      	mvns	r3, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4013      	ands	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f003 0203 	and.w	r2, r3, #3
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004388:	2b00      	cmp	r3, #0
 800438a:	f000 80b4 	beq.w	80044f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	4b60      	ldr	r3, [pc, #384]	; (8004514 <HAL_GPIO_Init+0x30c>)
 8004394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004396:	4a5f      	ldr	r2, [pc, #380]	; (8004514 <HAL_GPIO_Init+0x30c>)
 8004398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800439c:	6453      	str	r3, [r2, #68]	; 0x44
 800439e:	4b5d      	ldr	r3, [pc, #372]	; (8004514 <HAL_GPIO_Init+0x30c>)
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043aa:	4a5b      	ldr	r2, [pc, #364]	; (8004518 <HAL_GPIO_Init+0x310>)
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	089b      	lsrs	r3, r3, #2
 80043b0:	3302      	adds	r3, #2
 80043b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f003 0303 	and.w	r3, r3, #3
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	220f      	movs	r2, #15
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	43db      	mvns	r3, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4013      	ands	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a52      	ldr	r2, [pc, #328]	; (800451c <HAL_GPIO_Init+0x314>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d02b      	beq.n	800442e <HAL_GPIO_Init+0x226>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a51      	ldr	r2, [pc, #324]	; (8004520 <HAL_GPIO_Init+0x318>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d025      	beq.n	800442a <HAL_GPIO_Init+0x222>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a50      	ldr	r2, [pc, #320]	; (8004524 <HAL_GPIO_Init+0x31c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d01f      	beq.n	8004426 <HAL_GPIO_Init+0x21e>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a4f      	ldr	r2, [pc, #316]	; (8004528 <HAL_GPIO_Init+0x320>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d019      	beq.n	8004422 <HAL_GPIO_Init+0x21a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a4e      	ldr	r2, [pc, #312]	; (800452c <HAL_GPIO_Init+0x324>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d013      	beq.n	800441e <HAL_GPIO_Init+0x216>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a4d      	ldr	r2, [pc, #308]	; (8004530 <HAL_GPIO_Init+0x328>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00d      	beq.n	800441a <HAL_GPIO_Init+0x212>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a4c      	ldr	r2, [pc, #304]	; (8004534 <HAL_GPIO_Init+0x32c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d007      	beq.n	8004416 <HAL_GPIO_Init+0x20e>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a4b      	ldr	r2, [pc, #300]	; (8004538 <HAL_GPIO_Init+0x330>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d101      	bne.n	8004412 <HAL_GPIO_Init+0x20a>
 800440e:	2307      	movs	r3, #7
 8004410:	e00e      	b.n	8004430 <HAL_GPIO_Init+0x228>
 8004412:	2308      	movs	r3, #8
 8004414:	e00c      	b.n	8004430 <HAL_GPIO_Init+0x228>
 8004416:	2306      	movs	r3, #6
 8004418:	e00a      	b.n	8004430 <HAL_GPIO_Init+0x228>
 800441a:	2305      	movs	r3, #5
 800441c:	e008      	b.n	8004430 <HAL_GPIO_Init+0x228>
 800441e:	2304      	movs	r3, #4
 8004420:	e006      	b.n	8004430 <HAL_GPIO_Init+0x228>
 8004422:	2303      	movs	r3, #3
 8004424:	e004      	b.n	8004430 <HAL_GPIO_Init+0x228>
 8004426:	2302      	movs	r3, #2
 8004428:	e002      	b.n	8004430 <HAL_GPIO_Init+0x228>
 800442a:	2301      	movs	r3, #1
 800442c:	e000      	b.n	8004430 <HAL_GPIO_Init+0x228>
 800442e:	2300      	movs	r3, #0
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	f002 0203 	and.w	r2, r2, #3
 8004436:	0092      	lsls	r2, r2, #2
 8004438:	4093      	lsls	r3, r2
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4313      	orrs	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004440:	4935      	ldr	r1, [pc, #212]	; (8004518 <HAL_GPIO_Init+0x310>)
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	089b      	lsrs	r3, r3, #2
 8004446:	3302      	adds	r3, #2
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800444e:	4b3b      	ldr	r3, [pc, #236]	; (800453c <HAL_GPIO_Init+0x334>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	43db      	mvns	r3, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4013      	ands	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004472:	4a32      	ldr	r2, [pc, #200]	; (800453c <HAL_GPIO_Init+0x334>)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004478:	4b30      	ldr	r3, [pc, #192]	; (800453c <HAL_GPIO_Init+0x334>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	43db      	mvns	r3, r3
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	4013      	ands	r3, r2
 8004486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	4313      	orrs	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800449c:	4a27      	ldr	r2, [pc, #156]	; (800453c <HAL_GPIO_Init+0x334>)
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044a2:	4b26      	ldr	r3, [pc, #152]	; (800453c <HAL_GPIO_Init+0x334>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	43db      	mvns	r3, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4013      	ands	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044c6:	4a1d      	ldr	r2, [pc, #116]	; (800453c <HAL_GPIO_Init+0x334>)
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044cc:	4b1b      	ldr	r3, [pc, #108]	; (800453c <HAL_GPIO_Init+0x334>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	43db      	mvns	r3, r3
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	4013      	ands	r3, r2
 80044da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044f0:	4a12      	ldr	r2, [pc, #72]	; (800453c <HAL_GPIO_Init+0x334>)
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	3301      	adds	r3, #1
 80044fa:	61fb      	str	r3, [r7, #28]
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	2b0f      	cmp	r3, #15
 8004500:	f67f ae90 	bls.w	8004224 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004504:	bf00      	nop
 8004506:	bf00      	nop
 8004508:	3724      	adds	r7, #36	; 0x24
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800
 8004518:	40013800 	.word	0x40013800
 800451c:	40020000 	.word	0x40020000
 8004520:	40020400 	.word	0x40020400
 8004524:	40020800 	.word	0x40020800
 8004528:	40020c00 	.word	0x40020c00
 800452c:	40021000 	.word	0x40021000
 8004530:	40021400 	.word	0x40021400
 8004534:	40021800 	.word	0x40021800
 8004538:	40021c00 	.word	0x40021c00
 800453c:	40013c00 	.word	0x40013c00

08004540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	807b      	strh	r3, [r7, #2]
 800454c:	4613      	mov	r3, r2
 800454e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004550:	787b      	ldrb	r3, [r7, #1]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004556:	887a      	ldrh	r2, [r7, #2]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800455c:	e003      	b.n	8004566 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800455e:	887b      	ldrh	r3, [r7, #2]
 8004560:	041a      	lsls	r2, r3, #16
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	619a      	str	r2, [r3, #24]
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e12b      	b.n	80047de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7fd fa54 	bl	8001a48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2224      	movs	r2, #36	; 0x24
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0201 	bic.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045d8:	f002 fd9c 	bl	8007114 <HAL_RCC_GetPCLK1Freq>
 80045dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	4a81      	ldr	r2, [pc, #516]	; (80047e8 <HAL_I2C_Init+0x274>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d807      	bhi.n	80045f8 <HAL_I2C_Init+0x84>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4a80      	ldr	r2, [pc, #512]	; (80047ec <HAL_I2C_Init+0x278>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	bf94      	ite	ls
 80045f0:	2301      	movls	r3, #1
 80045f2:	2300      	movhi	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	e006      	b.n	8004606 <HAL_I2C_Init+0x92>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	4a7d      	ldr	r2, [pc, #500]	; (80047f0 <HAL_I2C_Init+0x27c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	bf94      	ite	ls
 8004600:	2301      	movls	r3, #1
 8004602:	2300      	movhi	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e0e7      	b.n	80047de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	4a78      	ldr	r2, [pc, #480]	; (80047f4 <HAL_I2C_Init+0x280>)
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	0c9b      	lsrs	r3, r3, #18
 8004618:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	430a      	orrs	r2, r1
 800462c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	4a6a      	ldr	r2, [pc, #424]	; (80047e8 <HAL_I2C_Init+0x274>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d802      	bhi.n	8004648 <HAL_I2C_Init+0xd4>
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	3301      	adds	r3, #1
 8004646:	e009      	b.n	800465c <HAL_I2C_Init+0xe8>
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800464e:	fb02 f303 	mul.w	r3, r2, r3
 8004652:	4a69      	ldr	r2, [pc, #420]	; (80047f8 <HAL_I2C_Init+0x284>)
 8004654:	fba2 2303 	umull	r2, r3, r2, r3
 8004658:	099b      	lsrs	r3, r3, #6
 800465a:	3301      	adds	r3, #1
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6812      	ldr	r2, [r2, #0]
 8004660:	430b      	orrs	r3, r1
 8004662:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800466e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	495c      	ldr	r1, [pc, #368]	; (80047e8 <HAL_I2C_Init+0x274>)
 8004678:	428b      	cmp	r3, r1
 800467a:	d819      	bhi.n	80046b0 <HAL_I2C_Init+0x13c>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1e59      	subs	r1, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	fbb1 f3f3 	udiv	r3, r1, r3
 800468a:	1c59      	adds	r1, r3, #1
 800468c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004690:	400b      	ands	r3, r1
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00a      	beq.n	80046ac <HAL_I2C_Init+0x138>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	1e59      	subs	r1, r3, #1
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80046a4:	3301      	adds	r3, #1
 80046a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046aa:	e051      	b.n	8004750 <HAL_I2C_Init+0x1dc>
 80046ac:	2304      	movs	r3, #4
 80046ae:	e04f      	b.n	8004750 <HAL_I2C_Init+0x1dc>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d111      	bne.n	80046dc <HAL_I2C_Init+0x168>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	1e58      	subs	r0, r3, #1
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6859      	ldr	r1, [r3, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	440b      	add	r3, r1
 80046c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ca:	3301      	adds	r3, #1
 80046cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	e012      	b.n	8004702 <HAL_I2C_Init+0x18e>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	1e58      	subs	r0, r3, #1
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6859      	ldr	r1, [r3, #4]
 80046e4:	460b      	mov	r3, r1
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	0099      	lsls	r1, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80046f2:	3301      	adds	r3, #1
 80046f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	bf0c      	ite	eq
 80046fc:	2301      	moveq	r3, #1
 80046fe:	2300      	movne	r3, #0
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_I2C_Init+0x196>
 8004706:	2301      	movs	r3, #1
 8004708:	e022      	b.n	8004750 <HAL_I2C_Init+0x1dc>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10e      	bne.n	8004730 <HAL_I2C_Init+0x1bc>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	1e58      	subs	r0, r3, #1
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6859      	ldr	r1, [r3, #4]
 800471a:	460b      	mov	r3, r1
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	440b      	add	r3, r1
 8004720:	fbb0 f3f3 	udiv	r3, r0, r3
 8004724:	3301      	adds	r3, #1
 8004726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800472a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800472e:	e00f      	b.n	8004750 <HAL_I2C_Init+0x1dc>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1e58      	subs	r0, r3, #1
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6859      	ldr	r1, [r3, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	440b      	add	r3, r1
 800473e:	0099      	lsls	r1, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	fbb0 f3f3 	udiv	r3, r0, r3
 8004746:	3301      	adds	r3, #1
 8004748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800474c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004750:	6879      	ldr	r1, [r7, #4]
 8004752:	6809      	ldr	r1, [r1, #0]
 8004754:	4313      	orrs	r3, r2
 8004756:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69da      	ldr	r2, [r3, #28]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800477e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6911      	ldr	r1, [r2, #16]
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	68d2      	ldr	r2, [r2, #12]
 800478a:	4311      	orrs	r1, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6812      	ldr	r2, [r2, #0]
 8004790:	430b      	orrs	r3, r1
 8004792:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	695a      	ldr	r2, [r3, #20]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0201 	orr.w	r2, r2, #1
 80047be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2220      	movs	r2, #32
 80047ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	000186a0 	.word	0x000186a0
 80047ec:	001e847f 	.word	0x001e847f
 80047f0:	003d08ff 	.word	0x003d08ff
 80047f4:	431bde83 	.word	0x431bde83
 80047f8:	10624dd3 	.word	0x10624dd3

080047fc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af02      	add	r7, sp, #8
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	607a      	str	r2, [r7, #4]
 8004806:	461a      	mov	r2, r3
 8004808:	460b      	mov	r3, r1
 800480a:	817b      	strh	r3, [r7, #10]
 800480c:	4613      	mov	r3, r2
 800480e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004810:	f7fd fb6e 	bl	8001ef0 <HAL_GetTick>
 8004814:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b20      	cmp	r3, #32
 8004820:	f040 80e0 	bne.w	80049e4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	2319      	movs	r3, #25
 800482a:	2201      	movs	r2, #1
 800482c:	4970      	ldr	r1, [pc, #448]	; (80049f0 <HAL_I2C_Master_Transmit+0x1f4>)
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f001 fde8 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800483a:	2302      	movs	r3, #2
 800483c:	e0d3      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_I2C_Master_Transmit+0x50>
 8004848:	2302      	movs	r3, #2
 800484a:	e0cc      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b01      	cmp	r3, #1
 8004860:	d007      	beq.n	8004872 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0201 	orr.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004880:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2221      	movs	r2, #33	; 0x21
 8004886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2210      	movs	r2, #16
 800488e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	893a      	ldrh	r2, [r7, #8]
 80048a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a50      	ldr	r2, [pc, #320]	; (80049f4 <HAL_I2C_Master_Transmit+0x1f8>)
 80048b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80048b4:	8979      	ldrh	r1, [r7, #10]
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	6a3a      	ldr	r2, [r7, #32]
 80048ba:	68f8      	ldr	r0, [r7, #12]
 80048bc:	f001 fc78 	bl	80061b0 <I2C_MasterRequestWrite>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e08d      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ca:	2300      	movs	r3, #0
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	613b      	str	r3, [r7, #16]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	613b      	str	r3, [r7, #16]
 80048de:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80048e0:	e066      	b.n	80049b0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	6a39      	ldr	r1, [r7, #32]
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f001 fe62 	bl	80065b0 <I2C_WaitOnTXEFlagUntilTimeout>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00d      	beq.n	800490e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d107      	bne.n	800490a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004908:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e06b      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004912:	781a      	ldrb	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b04      	cmp	r3, #4
 800494a:	d11b      	bne.n	8004984 <HAL_I2C_Master_Transmit+0x188>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004950:	2b00      	cmp	r3, #0
 8004952:	d017      	beq.n	8004984 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	781a      	ldrb	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800496e:	b29b      	uxth	r3, r3
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	6a39      	ldr	r1, [r7, #32]
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f001 fe52 	bl	8006632 <I2C_WaitOnBTFFlagUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00d      	beq.n	80049b0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004998:	2b04      	cmp	r3, #4
 800499a:	d107      	bne.n	80049ac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049aa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e01a      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d194      	bne.n	80048e2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	e000      	b.n	80049e6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80049e4:	2302      	movs	r3, #2
  }
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	00100002 	.word	0x00100002
 80049f4:	ffff0000 	.word	0xffff0000

080049f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b088      	sub	sp, #32
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
 8004a24:	2b10      	cmp	r3, #16
 8004a26:	d003      	beq.n	8004a30 <HAL_I2C_EV_IRQHandler+0x38>
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
 8004a2a:	2b40      	cmp	r3, #64	; 0x40
 8004a2c:	f040 80c1 	bne.w	8004bb2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10d      	bne.n	8004a66 <HAL_I2C_EV_IRQHandler+0x6e>
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004a50:	d003      	beq.n	8004a5a <HAL_I2C_EV_IRQHandler+0x62>
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004a58:	d101      	bne.n	8004a5e <HAL_I2C_EV_IRQHandler+0x66>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e000      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x68>
 8004a5e:	2300      	movs	r3, #0
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	f000 8132 	beq.w	8004cca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00c      	beq.n	8004a8a <HAL_I2C_EV_IRQHandler+0x92>
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	0a5b      	lsrs	r3, r3, #9
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d006      	beq.n	8004a8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f001 fe7a 	bl	8006776 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fd79 	bl	800557a <I2C_Master_SB>
 8004a88:	e092      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	08db      	lsrs	r3, r3, #3
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <HAL_I2C_EV_IRQHandler+0xb2>
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	0a5b      	lsrs	r3, r3, #9
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 fdef 	bl	8005686 <I2C_Master_ADD10>
 8004aa8:	e082      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d009      	beq.n	8004aca <HAL_I2C_EV_IRQHandler+0xd2>
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	0a5b      	lsrs	r3, r3, #9
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fe09 	bl	80056da <I2C_Master_ADDR>
 8004ac8:	e072      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	089b      	lsrs	r3, r3, #2
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d03b      	beq.n	8004b4e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ae4:	f000 80f3 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	09db      	lsrs	r3, r3, #7
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00f      	beq.n	8004b14 <HAL_I2C_EV_IRQHandler+0x11c>
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	0a9b      	lsrs	r3, r3, #10
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d009      	beq.n	8004b14 <HAL_I2C_EV_IRQHandler+0x11c>
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	089b      	lsrs	r3, r3, #2
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d103      	bne.n	8004b14 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 f9f3 	bl	8004ef8 <I2C_MasterTransmit_TXE>
 8004b12:	e04d      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	089b      	lsrs	r3, r3, #2
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80d6 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	0a5b      	lsrs	r3, r3, #9
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 80cf 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004b30:	7bbb      	ldrb	r3, [r7, #14]
 8004b32:	2b21      	cmp	r3, #33	; 0x21
 8004b34:	d103      	bne.n	8004b3e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 fa7a 	bl	8005030 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b3c:	e0c7      	b.n	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	2b40      	cmp	r3, #64	; 0x40
 8004b42:	f040 80c4 	bne.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fae8 	bl	800511c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b4c:	e0bf      	b.n	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b5c:	f000 80b7 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	099b      	lsrs	r3, r3, #6
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00f      	beq.n	8004b8c <HAL_I2C_EV_IRQHandler+0x194>
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	0a9b      	lsrs	r3, r3, #10
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d009      	beq.n	8004b8c <HAL_I2C_EV_IRQHandler+0x194>
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	089b      	lsrs	r3, r3, #2
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d103      	bne.n	8004b8c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 fb5d 	bl	8005244 <I2C_MasterReceive_RXNE>
 8004b8a:	e011      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	089b      	lsrs	r3, r3, #2
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 809a 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	0a5b      	lsrs	r3, r3, #9
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8093 	beq.w	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 fbfc 	bl	80053a6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bae:	e08e      	b.n	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
 8004bb0:	e08d      	b.n	8004cce <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d004      	beq.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	61fb      	str	r3, [r7, #28]
 8004bc2:	e007      	b.n	8004bd4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d012      	beq.n	8004c06 <HAL_I2C_EV_IRQHandler+0x20e>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	0a5b      	lsrs	r3, r3, #9
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00c      	beq.n	8004c06 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d003      	beq.n	8004bfc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004bfc:	69b9      	ldr	r1, [r7, #24]
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 ffba 	bl	8005b78 <I2C_Slave_ADDR>
 8004c04:	e066      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	091b      	lsrs	r3, r3, #4
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d009      	beq.n	8004c26 <HAL_I2C_EV_IRQHandler+0x22e>
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	0a5b      	lsrs	r3, r3, #9
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fff4 	bl	8005c0c <I2C_Slave_STOPF>
 8004c24:	e056      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c26:	7bbb      	ldrb	r3, [r7, #14]
 8004c28:	2b21      	cmp	r3, #33	; 0x21
 8004c2a:	d002      	beq.n	8004c32 <HAL_I2C_EV_IRQHandler+0x23a>
 8004c2c:	7bbb      	ldrb	r3, [r7, #14]
 8004c2e:	2b29      	cmp	r3, #41	; 0x29
 8004c30:	d125      	bne.n	8004c7e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	09db      	lsrs	r3, r3, #7
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00f      	beq.n	8004c5e <HAL_I2C_EV_IRQHandler+0x266>
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	0a9b      	lsrs	r3, r3, #10
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d009      	beq.n	8004c5e <HAL_I2C_EV_IRQHandler+0x266>
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	089b      	lsrs	r3, r3, #2
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d103      	bne.n	8004c5e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fed0 	bl	80059fc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c5c:	e039      	b.n	8004cd2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	089b      	lsrs	r3, r3, #2
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d033      	beq.n	8004cd2 <HAL_I2C_EV_IRQHandler+0x2da>
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	0a5b      	lsrs	r3, r3, #9
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d02d      	beq.n	8004cd2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fefd 	bl	8005a76 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c7c:	e029      	b.n	8004cd2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	099b      	lsrs	r3, r3, #6
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00f      	beq.n	8004caa <HAL_I2C_EV_IRQHandler+0x2b2>
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	0a9b      	lsrs	r3, r3, #10
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d009      	beq.n	8004caa <HAL_I2C_EV_IRQHandler+0x2b2>
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	089b      	lsrs	r3, r3, #2
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d103      	bne.n	8004caa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 ff08 	bl	8005ab8 <I2C_SlaveReceive_RXNE>
 8004ca8:	e014      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	089b      	lsrs	r3, r3, #2
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00e      	beq.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	0a5b      	lsrs	r3, r3, #9
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d008      	beq.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 ff36 	bl	8005b34 <I2C_SlaveReceive_BTF>
 8004cc8:	e004      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004cca:	bf00      	nop
 8004ccc:	e002      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cce:	bf00      	nop
 8004cd0:	e000      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cd2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004cd4:	3720      	adds	r7, #32
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b08a      	sub	sp, #40	; 0x28
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cfc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	0a1b      	lsrs	r3, r3, #8
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00e      	beq.n	8004d28 <HAL_I2C_ER_IRQHandler+0x4e>
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	0a1b      	lsrs	r3, r3, #8
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d008      	beq.n	8004d28 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d18:	f043 0301 	orr.w	r3, r3, #1
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d26:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	0a5b      	lsrs	r3, r3, #9
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00e      	beq.n	8004d52 <HAL_I2C_ER_IRQHandler+0x78>
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	0a1b      	lsrs	r3, r3, #8
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d008      	beq.n	8004d52 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d42:	f043 0302 	orr.w	r3, r3, #2
 8004d46:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004d50:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d52:	6a3b      	ldr	r3, [r7, #32]
 8004d54:	0a9b      	lsrs	r3, r3, #10
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d03f      	beq.n	8004dde <HAL_I2C_ER_IRQHandler+0x104>
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d039      	beq.n	8004dde <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004d6a:	7efb      	ldrb	r3, [r7, #27]
 8004d6c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004d84:	7ebb      	ldrb	r3, [r7, #26]
 8004d86:	2b20      	cmp	r3, #32
 8004d88:	d112      	bne.n	8004db0 <HAL_I2C_ER_IRQHandler+0xd6>
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10f      	bne.n	8004db0 <HAL_I2C_ER_IRQHandler+0xd6>
 8004d90:	7cfb      	ldrb	r3, [r7, #19]
 8004d92:	2b21      	cmp	r3, #33	; 0x21
 8004d94:	d008      	beq.n	8004da8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004d96:	7cfb      	ldrb	r3, [r7, #19]
 8004d98:	2b29      	cmp	r3, #41	; 0x29
 8004d9a:	d005      	beq.n	8004da8 <HAL_I2C_ER_IRQHandler+0xce>
 8004d9c:	7cfb      	ldrb	r3, [r7, #19]
 8004d9e:	2b28      	cmp	r3, #40	; 0x28
 8004da0:	d106      	bne.n	8004db0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b21      	cmp	r3, #33	; 0x21
 8004da6:	d103      	bne.n	8004db0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f001 f85f 	bl	8005e6c <I2C_Slave_AF>
 8004dae:	e016      	b.n	8004dde <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004db8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	f043 0304 	orr.w	r3, r3, #4
 8004dc0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004dc2:	7efb      	ldrb	r3, [r7, #27]
 8004dc4:	2b10      	cmp	r3, #16
 8004dc6:	d002      	beq.n	8004dce <HAL_I2C_ER_IRQHandler+0xf4>
 8004dc8:	7efb      	ldrb	r3, [r7, #27]
 8004dca:	2b40      	cmp	r3, #64	; 0x40
 8004dcc:	d107      	bne.n	8004dde <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ddc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	0adb      	lsrs	r3, r3, #11
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00e      	beq.n	8004e08 <HAL_I2C_ER_IRQHandler+0x12e>
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d008      	beq.n	8004e08 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	f043 0308 	orr.w	r3, r3, #8
 8004dfc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004e06:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d008      	beq.n	8004e20 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f001 f896 	bl	8005f4c <I2C_ITError>
  }
}
 8004e20:	bf00      	nop
 8004e22:	3728      	adds	r7, #40	; 0x28
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	460b      	mov	r3, r1
 8004e82:	70fb      	strb	r3, [r7, #3]
 8004e84:	4613      	mov	r3, r2
 8004e86:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f06:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f0e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d150      	bne.n	8004fc0 <I2C_MasterTransmit_TXE+0xc8>
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
 8004f20:	2b21      	cmp	r3, #33	; 0x21
 8004f22:	d14d      	bne.n	8004fc0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d01d      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b20      	cmp	r3, #32
 8004f2e:	d01a      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f36:	d016      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f46:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2211      	movs	r2, #17
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff ff62 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f64:	e060      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f74:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f84:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d107      	bne.n	8004fb0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff ff7d 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fae:	e03b      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff ff35 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fbe:	e033      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	2b21      	cmp	r3, #33	; 0x21
 8004fc4:	d005      	beq.n	8004fd2 <I2C_MasterTransmit_TXE+0xda>
 8004fc6:	7bbb      	ldrb	r3, [r7, #14]
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d12d      	bne.n	8005028 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b22      	cmp	r3, #34	; 0x22
 8004fd0:	d12a      	bne.n	8005028 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d108      	bne.n	8004fee <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fea:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004fec:	e01c      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	d103      	bne.n	8005002 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 f88e 	bl	800511c <I2C_MemoryTransmit_TXE_BTF>
}
 8005000:	e012      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	781a      	ldrb	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005026:	e7ff      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
 8005028:	bf00      	nop
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b21      	cmp	r3, #33	; 0x21
 8005048:	d164      	bne.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	d012      	beq.n	800507a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	781a      	ldrb	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b01      	subs	r3, #1
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005078:	e04c      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b08      	cmp	r3, #8
 800507e:	d01d      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2b20      	cmp	r3, #32
 8005084:	d01a      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800508c:	d016      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800509c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2211      	movs	r2, #17
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff feb7 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
}
 80050ba:	e02b      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050ca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050da:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b40      	cmp	r3, #64	; 0x40
 80050f4:	d107      	bne.n	8005106 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff fed2 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
}
 8005104:	e006      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff fe8a 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11d      	bne.n	8005170 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d10b      	bne.n	8005154 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005140:	b2da      	uxtb	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800514c:	1c9a      	adds	r2, r3, #2
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005152:	e073      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005158:	b29b      	uxth	r3, r3
 800515a:	121b      	asrs	r3, r3, #8
 800515c:	b2da      	uxtb	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800516e:	e065      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005174:	2b01      	cmp	r3, #1
 8005176:	d10b      	bne.n	8005190 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800517c:	b2da      	uxtb	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005188:	1c5a      	adds	r2, r3, #1
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800518e:	e055      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005194:	2b02      	cmp	r3, #2
 8005196:	d151      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005198:	7bfb      	ldrb	r3, [r7, #15]
 800519a:	2b22      	cmp	r3, #34	; 0x22
 800519c:	d10d      	bne.n	80051ba <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051ac:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b2:	1c5a      	adds	r2, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051b8:	e040      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d015      	beq.n	80051f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b21      	cmp	r3, #33	; 0x21
 80051c8:	d112      	bne.n	80051f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	781a      	ldrb	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	1c5a      	adds	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051ee:	e025      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d120      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80051fa:	7bfb      	ldrb	r3, [r7, #15]
 80051fc:	2b21      	cmp	r3, #33	; 0x21
 80051fe:	d11d      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800520e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800521e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7ff fe36 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b22      	cmp	r3, #34	; 0x22
 8005256:	f040 80a2 	bne.w	800539e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2b03      	cmp	r3, #3
 8005266:	d921      	bls.n	80052ac <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005292:	b29b      	uxth	r3, r3
 8005294:	2b03      	cmp	r3, #3
 8005296:	f040 8082 	bne.w	800539e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052a8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80052aa:	e078      	b.n	800539e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d074      	beq.n	800539e <I2C_MasterReceive_RXNE+0x15a>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d002      	beq.n	80052c0 <I2C_MasterReceive_RXNE+0x7c>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d16e      	bne.n	800539e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f001 f9f7 	bl	80066b4 <I2C_WaitOnSTOPRequestThroughIT>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d142      	bne.n	8005352 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052da:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052ea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691a      	ldr	r2, [r3, #16]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2220      	movs	r2, #32
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b40      	cmp	r3, #64	; 0x40
 8005324:	d10a      	bne.n	800533c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff fdc1 	bl	8004ebc <HAL_I2C_MemRxCpltCallback>
}
 800533a:	e030      	b.n	800539e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2212      	movs	r2, #18
 8005348:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7ff fd76 	bl	8004e3c <HAL_I2C_MasterRxCpltCallback>
}
 8005350:	e025      	b.n	800539e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005360:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff fd99 	bl	8004ed0 <HAL_I2C_ErrorCallback>
}
 800539e:	bf00      	nop
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d11b      	bne.n	80053f6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053cc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80053f4:	e0bd      	b.n	8005572 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d129      	bne.n	8005454 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800540e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2b04      	cmp	r3, #4
 8005414:	d00a      	beq.n	800542c <I2C_MasterReceive_BTF+0x86>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d007      	beq.n	800542c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800542a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005448:	b29b      	uxth	r3, r3
 800544a:	3b01      	subs	r3, #1
 800544c:	b29a      	uxth	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005452:	e08e      	b.n	8005572 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d176      	bne.n	800554c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d002      	beq.n	800546a <I2C_MasterReceive_BTF+0xc4>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2b10      	cmp	r3, #16
 8005468:	d108      	bne.n	800547c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	e019      	b.n	80054b0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b04      	cmp	r3, #4
 8005480:	d002      	beq.n	8005488 <I2C_MasterReceive_BTF+0xe2>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d108      	bne.n	800549a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	e00a      	b.n	80054b0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2b10      	cmp	r3, #16
 800549e:	d007      	beq.n	80054b0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054ae:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	691a      	ldr	r2, [r3, #16]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	691a      	ldr	r2, [r3, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e0:	b2d2      	uxtb	r2, r2
 80054e2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	1c5a      	adds	r2, r3, #1
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	3b01      	subs	r3, #1
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800550a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b40      	cmp	r3, #64	; 0x40
 800551e:	d10a      	bne.n	8005536 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7ff fcc4 	bl	8004ebc <HAL_I2C_MemRxCpltCallback>
}
 8005534:	e01d      	b.n	8005572 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2212      	movs	r2, #18
 8005542:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7ff fc79 	bl	8004e3c <HAL_I2C_MasterRxCpltCallback>
}
 800554a:	e012      	b.n	8005572 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b40      	cmp	r3, #64	; 0x40
 800558c:	d117      	bne.n	80055be <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005592:	2b00      	cmp	r3, #0
 8005594:	d109      	bne.n	80055aa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559a:	b2db      	uxtb	r3, r3
 800559c:	461a      	mov	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055a6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80055a8:	e067      	b.n	800567a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	f043 0301 	orr.w	r3, r3, #1
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	611a      	str	r2, [r3, #16]
}
 80055bc:	e05d      	b.n	800567a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055c6:	d133      	bne.n	8005630 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b21      	cmp	r3, #33	; 0x21
 80055d2:	d109      	bne.n	80055e8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	461a      	mov	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055e4:	611a      	str	r2, [r3, #16]
 80055e6:	e008      	b.n	80055fa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	b2da      	uxtb	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d004      	beq.n	800560c <I2C_Master_SB+0x92>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005608:	2b00      	cmp	r3, #0
 800560a:	d108      	bne.n	800561e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	2b00      	cmp	r3, #0
 8005612:	d032      	beq.n	800567a <I2C_Master_SB+0x100>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800561a:	2b00      	cmp	r3, #0
 800561c:	d02d      	beq.n	800567a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800562c:	605a      	str	r2, [r3, #4]
}
 800562e:	e024      	b.n	800567a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10e      	bne.n	8005656 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800563c:	b29b      	uxth	r3, r3
 800563e:	11db      	asrs	r3, r3, #7
 8005640:	b2db      	uxtb	r3, r3
 8005642:	f003 0306 	and.w	r3, r3, #6
 8005646:	b2db      	uxtb	r3, r3
 8005648:	f063 030f 	orn	r3, r3, #15
 800564c:	b2da      	uxtb	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	611a      	str	r2, [r3, #16]
}
 8005654:	e011      	b.n	800567a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800565a:	2b01      	cmp	r3, #1
 800565c:	d10d      	bne.n	800567a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	b29b      	uxth	r3, r3
 8005664:	11db      	asrs	r3, r3, #7
 8005666:	b2db      	uxtb	r3, r3
 8005668:	f003 0306 	and.w	r3, r3, #6
 800566c:	b2db      	uxtb	r3, r3
 800566e:	f063 030e 	orn	r3, r3, #14
 8005672:	b2da      	uxtb	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	611a      	str	r2, [r3, #16]
}
 800567a:	bf00      	nop
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005686:	b480      	push	{r7}
 8005688:	b083      	sub	sp, #12
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005692:	b2da      	uxtb	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d004      	beq.n	80056ac <I2C_Master_ADD10+0x26>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d108      	bne.n	80056be <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00c      	beq.n	80056ce <I2C_Master_ADD10+0x48>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d007      	beq.n	80056ce <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056cc:	605a      	str	r2, [r3, #4]
  }
}
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr

080056da <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80056da:	b480      	push	{r7}
 80056dc:	b091      	sub	sp, #68	; 0x44
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b22      	cmp	r3, #34	; 0x22
 8005702:	f040 8169 	bne.w	80059d8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10f      	bne.n	800572e <I2C_Master_ADDR+0x54>
 800570e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005712:	2b40      	cmp	r3, #64	; 0x40
 8005714:	d10b      	bne.n	800572e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005716:	2300      	movs	r3, #0
 8005718:	633b      	str	r3, [r7, #48]	; 0x30
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	633b      	str	r3, [r7, #48]	; 0x30
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	633b      	str	r3, [r7, #48]	; 0x30
 800572a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572c:	e160      	b.n	80059f0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005732:	2b00      	cmp	r3, #0
 8005734:	d11d      	bne.n	8005772 <I2C_Master_ADDR+0x98>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800573e:	d118      	bne.n	8005772 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005740:	2300      	movs	r3, #0
 8005742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005754:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005764:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	651a      	str	r2, [r3, #80]	; 0x50
 8005770:	e13e      	b.n	80059f0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005776:	b29b      	uxth	r3, r3
 8005778:	2b00      	cmp	r3, #0
 800577a:	d113      	bne.n	80057a4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577c:	2300      	movs	r3, #0
 800577e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	62bb      	str	r3, [r7, #40]	; 0x28
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005790:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	e115      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	f040 808a 	bne.w	80058c4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80057b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80057b6:	d137      	bne.n	8005828 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057c6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057d6:	d113      	bne.n	8005800 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057e6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057e8:	2300      	movs	r3, #0
 80057ea:	627b      	str	r3, [r7, #36]	; 0x24
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	627b      	str	r3, [r7, #36]	; 0x24
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
 80057fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fe:	e0e7      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005800:	2300      	movs	r3, #0
 8005802:	623b      	str	r3, [r7, #32]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	623b      	str	r3, [r7, #32]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	623b      	str	r3, [r7, #32]
 8005814:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e0d3      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800582a:	2b08      	cmp	r3, #8
 800582c:	d02e      	beq.n	800588c <I2C_Master_ADDR+0x1b2>
 800582e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005830:	2b20      	cmp	r3, #32
 8005832:	d02b      	beq.n	800588c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005836:	2b12      	cmp	r3, #18
 8005838:	d102      	bne.n	8005840 <I2C_Master_ADDR+0x166>
 800583a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583c:	2b01      	cmp	r3, #1
 800583e:	d125      	bne.n	800588c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005842:	2b04      	cmp	r3, #4
 8005844:	d00e      	beq.n	8005864 <I2C_Master_ADDR+0x18a>
 8005846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005848:	2b02      	cmp	r3, #2
 800584a:	d00b      	beq.n	8005864 <I2C_Master_ADDR+0x18a>
 800584c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800584e:	2b10      	cmp	r3, #16
 8005850:	d008      	beq.n	8005864 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	e007      	b.n	8005874 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005872:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005874:	2300      	movs	r3, #0
 8005876:	61fb      	str	r3, [r7, #28]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	e0a1      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800589a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800589c:	2300      	movs	r3, #0
 800589e:	61bb      	str	r3, [r7, #24]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	61bb      	str	r3, [r7, #24]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	e085      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d14d      	bne.n	800596a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80058ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d016      	beq.n	8005902 <I2C_Master_ADDR+0x228>
 80058d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d013      	beq.n	8005902 <I2C_Master_ADDR+0x228>
 80058da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058dc:	2b10      	cmp	r3, #16
 80058de:	d010      	beq.n	8005902 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ee:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	e007      	b.n	8005912 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005910:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800591c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005920:	d117      	bne.n	8005952 <I2C_Master_ADDR+0x278>
 8005922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005924:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005928:	d00b      	beq.n	8005942 <I2C_Master_ADDR+0x268>
 800592a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800592c:	2b01      	cmp	r3, #1
 800592e:	d008      	beq.n	8005942 <I2C_Master_ADDR+0x268>
 8005930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005932:	2b08      	cmp	r3, #8
 8005934:	d005      	beq.n	8005942 <I2C_Master_ADDR+0x268>
 8005936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005938:	2b10      	cmp	r3, #16
 800593a:	d002      	beq.n	8005942 <I2C_Master_ADDR+0x268>
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	2b20      	cmp	r3, #32
 8005940:	d107      	bne.n	8005952 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005950:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005952:	2300      	movs	r3, #0
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	617b      	str	r3, [r7, #20]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	e032      	b.n	80059d0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005978:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005984:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005988:	d117      	bne.n	80059ba <I2C_Master_ADDR+0x2e0>
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005990:	d00b      	beq.n	80059aa <I2C_Master_ADDR+0x2d0>
 8005992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005994:	2b01      	cmp	r3, #1
 8005996:	d008      	beq.n	80059aa <I2C_Master_ADDR+0x2d0>
 8005998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599a:	2b08      	cmp	r3, #8
 800599c:	d005      	beq.n	80059aa <I2C_Master_ADDR+0x2d0>
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d002      	beq.n	80059aa <I2C_Master_ADDR+0x2d0>
 80059a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a6:	2b20      	cmp	r3, #32
 80059a8:	d107      	bne.n	80059ba <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ba:	2300      	movs	r3, #0
 80059bc:	613b      	str	r3, [r7, #16]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	613b      	str	r3, [r7, #16]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	613b      	str	r3, [r7, #16]
 80059ce:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80059d6:	e00b      	b.n	80059f0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059d8:	2300      	movs	r3, #0
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	68fb      	ldr	r3, [r7, #12]
}
 80059ee:	e7ff      	b.n	80059f0 <I2C_Master_ADDR+0x316>
 80059f0:	bf00      	nop
 80059f2:	3744      	adds	r7, #68	; 0x44
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d02b      	beq.n	8005a6e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	781a      	ldrb	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a26:	1c5a      	adds	r2, r3, #1
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	3b01      	subs	r3, #1
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d114      	bne.n	8005a6e <I2C_SlaveTransmit_TXE+0x72>
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	2b29      	cmp	r3, #41	; 0x29
 8005a48:	d111      	bne.n	8005a6e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a58:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2221      	movs	r2, #33	; 0x21
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2228      	movs	r2, #40	; 0x28
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7ff f9f1 	bl	8004e50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a6e:	bf00      	nop
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d011      	beq.n	8005aac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	781a      	ldrb	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d02c      	beq.n	8005b2c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	691a      	ldr	r2, [r3, #16]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	b2d2      	uxtb	r2, r2
 8005ade:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae4:	1c5a      	adds	r2, r3, #1
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	3b01      	subs	r3, #1
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d114      	bne.n	8005b2c <I2C_SlaveReceive_RXNE+0x74>
 8005b02:	7bfb      	ldrb	r3, [r7, #15]
 8005b04:	2b2a      	cmp	r3, #42	; 0x2a
 8005b06:	d111      	bne.n	8005b2c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b16:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2222      	movs	r2, #34	; 0x22
 8005b1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2228      	movs	r2, #40	; 0x28
 8005b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7ff f99c 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005b2c:	bf00      	nop
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d012      	beq.n	8005b6c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	1c5a      	adds	r2, r3, #1
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	3b01      	subs	r3, #1
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005b82:	2300      	movs	r3, #0
 8005b84:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b92:	2b28      	cmp	r3, #40	; 0x28
 8005b94:	d127      	bne.n	8005be6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ba4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	089b      	lsrs	r3, r3, #2
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	09db      	lsrs	r3, r3, #7
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	81bb      	strh	r3, [r7, #12]
 8005bc8:	e002      	b.n	8005bd0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005bd8:	89ba      	ldrh	r2, [r7, #12]
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
 8005bdc:	4619      	mov	r1, r3
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7ff f94a 	bl	8004e78 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005be4:	e00e      	b.n	8005c04 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005be6:	2300      	movs	r3, #0
 8005be8:	60bb      	str	r3, [r7, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	60bb      	str	r3, [r7, #8]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	60bb      	str	r3, [r7, #8]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005c04:	bf00      	nop
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c2a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	60bb      	str	r3, [r7, #8]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	60bb      	str	r3, [r7, #8]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c58:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c68:	d172      	bne.n	8005d50 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
 8005c6c:	2b22      	cmp	r3, #34	; 0x22
 8005c6e:	d002      	beq.n	8005c76 <I2C_Slave_STOPF+0x6a>
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	2b2a      	cmp	r3, #42	; 0x2a
 8005c74:	d135      	bne.n	8005ce2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d005      	beq.n	8005c9a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f043 0204 	orr.w	r2, r3, #4
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ca8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fd f834 	bl	8002d1c <HAL_DMA_GetState>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d049      	beq.n	8005d4e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbe:	4a69      	ldr	r2, [pc, #420]	; (8005e64 <I2C_Slave_STOPF+0x258>)
 8005cc0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fc fe7c 	bl	80029c4 <HAL_DMA_Abort_IT>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d03d      	beq.n	8005d4e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cdc:	4610      	mov	r0, r2
 8005cde:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ce0:	e035      	b.n	8005d4e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d005      	beq.n	8005d06 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	f043 0204 	orr.w	r2, r3, #4
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d14:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7fc fffe 	bl	8002d1c <HAL_DMA_GetState>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d014      	beq.n	8005d50 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d2a:	4a4e      	ldr	r2, [pc, #312]	; (8005e64 <I2C_Slave_STOPF+0x258>)
 8005d2c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7fc fe46 	bl	80029c4 <HAL_DMA_Abort_IT>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d008      	beq.n	8005d50 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d48:	4610      	mov	r0, r2
 8005d4a:	4798      	blx	r3
 8005d4c:	e000      	b.n	8005d50 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d4e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d03e      	beq.n	8005dd8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	f003 0304 	and.w	r3, r3, #4
 8005d64:	2b04      	cmp	r3, #4
 8005d66:	d112      	bne.n	8005d8e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	691a      	ldr	r2, [r3, #16]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	b2d2      	uxtb	r2, r2
 8005d74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7a:	1c5a      	adds	r2, r3, #1
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	695b      	ldr	r3, [r3, #20]
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b40      	cmp	r3, #64	; 0x40
 8005d9a:	d112      	bne.n	8005dc2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd0:	f043 0204 	orr.w	r2, r3, #4
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f8b3 	bl	8005f4c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005de6:	e039      	b.n	8005e5c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	2b2a      	cmp	r3, #42	; 0x2a
 8005dec:	d109      	bne.n	8005e02 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2228      	movs	r2, #40	; 0x28
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7ff f831 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b28      	cmp	r3, #40	; 0x28
 8005e0c:	d111      	bne.n	8005e32 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a15      	ldr	r2, [pc, #84]	; (8005e68 <I2C_Slave_STOPF+0x25c>)
 8005e12:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7ff f832 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
}
 8005e30:	e014      	b.n	8005e5c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e36:	2b22      	cmp	r3, #34	; 0x22
 8005e38:	d002      	beq.n	8005e40 <I2C_Slave_STOPF+0x234>
 8005e3a:	7bfb      	ldrb	r3, [r7, #15]
 8005e3c:	2b22      	cmp	r3, #34	; 0x22
 8005e3e:	d10d      	bne.n	8005e5c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7ff f804 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	080062b5 	.word	0x080062b5
 8005e68:	ffff0000 	.word	0xffff0000

08005e6c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e80:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d002      	beq.n	8005e8e <I2C_Slave_AF+0x22>
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	2b20      	cmp	r3, #32
 8005e8c:	d129      	bne.n	8005ee2 <I2C_Slave_AF+0x76>
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	2b28      	cmp	r3, #40	; 0x28
 8005e92:	d126      	bne.n	8005ee2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a2c      	ldr	r2, [pc, #176]	; (8005f48 <I2C_Slave_AF+0xdc>)
 8005e98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685a      	ldr	r2, [r3, #4]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ea8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eb2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ec2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fe ffda 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005ee0:	e02e      	b.n	8005f40 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2b21      	cmp	r3, #33	; 0x21
 8005ee6:	d126      	bne.n	8005f36 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a17      	ldr	r2, [pc, #92]	; (8005f48 <I2C_Slave_AF+0xdc>)
 8005eec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2221      	movs	r2, #33	; 0x21
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f12:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f1c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f2c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f7fe ff8e 	bl	8004e50 <HAL_I2C_SlaveTxCpltCallback>
}
 8005f34:	e004      	b.n	8005f40 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f3e:	615a      	str	r2, [r3, #20]
}
 8005f40:	bf00      	nop
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	ffff0000 	.word	0xffff0000

08005f4c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f64:	7bbb      	ldrb	r3, [r7, #14]
 8005f66:	2b10      	cmp	r3, #16
 8005f68:	d002      	beq.n	8005f70 <I2C_ITError+0x24>
 8005f6a:	7bbb      	ldrb	r3, [r7, #14]
 8005f6c:	2b40      	cmp	r3, #64	; 0x40
 8005f6e:	d10a      	bne.n	8005f86 <I2C_ITError+0x3a>
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	2b22      	cmp	r3, #34	; 0x22
 8005f74:	d107      	bne.n	8005f86 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f84:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f8c:	2b28      	cmp	r3, #40	; 0x28
 8005f8e:	d107      	bne.n	8005fa0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2228      	movs	r2, #40	; 0x28
 8005f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f9e:	e015      	b.n	8005fcc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005faa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fae:	d00a      	beq.n	8005fc6 <I2C_ITError+0x7a>
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	2b60      	cmp	r3, #96	; 0x60
 8005fb4:	d007      	beq.n	8005fc6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fda:	d162      	bne.n	80060a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ff0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d020      	beq.n	800603c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffe:	4a6a      	ldr	r2, [pc, #424]	; (80061a8 <I2C_ITError+0x25c>)
 8006000:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006006:	4618      	mov	r0, r3
 8006008:	f7fc fcdc 	bl	80029c4 <HAL_DMA_Abort_IT>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 8089 	beq.w	8006126 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 0201 	bic.w	r2, r2, #1
 8006022:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2220      	movs	r2, #32
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006036:	4610      	mov	r0, r2
 8006038:	4798      	blx	r3
 800603a:	e074      	b.n	8006126 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006040:	4a59      	ldr	r2, [pc, #356]	; (80061a8 <I2C_ITError+0x25c>)
 8006042:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006048:	4618      	mov	r0, r3
 800604a:	f7fc fcbb 	bl	80029c4 <HAL_DMA_Abort_IT>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d068      	beq.n	8006126 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605e:	2b40      	cmp	r3, #64	; 0x40
 8006060:	d10b      	bne.n	800607a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	691a      	ldr	r2, [r3, #16]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606c:	b2d2      	uxtb	r2, r2
 800606e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f022 0201 	bic.w	r2, r2, #1
 8006088:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800609c:	4610      	mov	r0, r2
 800609e:	4798      	blx	r3
 80060a0:	e041      	b.n	8006126 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b60      	cmp	r3, #96	; 0x60
 80060ac:	d125      	bne.n	80060fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2220      	movs	r2, #32
 80060b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c6:	2b40      	cmp	r3, #64	; 0x40
 80060c8:	d10b      	bne.n	80060e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	691a      	ldr	r2, [r3, #16]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	1c5a      	adds	r2, r3, #1
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0201 	bic.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fe fef6 	bl	8004ee4 <HAL_I2C_AbortCpltCallback>
 80060f8:	e015      	b.n	8006126 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006104:	2b40      	cmp	r3, #64	; 0x40
 8006106:	d10b      	bne.n	8006120 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006112:	b2d2      	uxtb	r2, r2
 8006114:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7fe fed5 	bl	8004ed0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10e      	bne.n	8006154 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800613c:	2b00      	cmp	r3, #0
 800613e:	d109      	bne.n	8006154 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006146:	2b00      	cmp	r3, #0
 8006148:	d104      	bne.n	8006154 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006150:	2b00      	cmp	r3, #0
 8006152:	d007      	beq.n	8006164 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006162:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800616a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	2b04      	cmp	r3, #4
 8006176:	d113      	bne.n	80061a0 <I2C_ITError+0x254>
 8006178:	7bfb      	ldrb	r3, [r7, #15]
 800617a:	2b28      	cmp	r3, #40	; 0x28
 800617c:	d110      	bne.n	80061a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a0a      	ldr	r2, [pc, #40]	; (80061ac <I2C_ITError+0x260>)
 8006182:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2220      	movs	r2, #32
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fe fe7a 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061a0:	bf00      	nop
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	080062b5 	.word	0x080062b5
 80061ac:	ffff0000 	.word	0xffff0000

080061b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b088      	sub	sp, #32
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	607a      	str	r2, [r7, #4]
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	460b      	mov	r3, r1
 80061be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2b08      	cmp	r3, #8
 80061ca:	d006      	beq.n	80061da <I2C_MasterRequestWrite+0x2a>
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d003      	beq.n	80061da <I2C_MasterRequestWrite+0x2a>
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80061d8:	d108      	bne.n	80061ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061e8:	601a      	str	r2, [r3, #0]
 80061ea:	e00b      	b.n	8006204 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f0:	2b12      	cmp	r3, #18
 80061f2:	d107      	bne.n	8006204 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006202:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 f8f7 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00d      	beq.n	8006238 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800622a:	d103      	bne.n	8006234 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006232:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e035      	b.n	80062a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006240:	d108      	bne.n	8006254 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006242:	897b      	ldrh	r3, [r7, #10]
 8006244:	b2db      	uxtb	r3, r3
 8006246:	461a      	mov	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006250:	611a      	str	r2, [r3, #16]
 8006252:	e01b      	b.n	800628c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006254:	897b      	ldrh	r3, [r7, #10]
 8006256:	11db      	asrs	r3, r3, #7
 8006258:	b2db      	uxtb	r3, r3
 800625a:	f003 0306 	and.w	r3, r3, #6
 800625e:	b2db      	uxtb	r3, r3
 8006260:	f063 030f 	orn	r3, r3, #15
 8006264:	b2da      	uxtb	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	490e      	ldr	r1, [pc, #56]	; (80062ac <I2C_MasterRequestWrite+0xfc>)
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f91d 	bl	80064b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e010      	b.n	80062a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006282:	897b      	ldrh	r3, [r7, #10]
 8006284:	b2da      	uxtb	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	4907      	ldr	r1, [pc, #28]	; (80062b0 <I2C_MasterRequestWrite+0x100>)
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f000 f90d 	bl	80064b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e000      	b.n	80062a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3718      	adds	r7, #24
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	00010008 	.word	0x00010008
 80062b0:	00010002 	.word	0x00010002

080062b4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062cc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80062ce:	4b4b      	ldr	r3, [pc, #300]	; (80063fc <I2C_DMAAbort+0x148>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	08db      	lsrs	r3, r3, #3
 80062d4:	4a4a      	ldr	r2, [pc, #296]	; (8006400 <I2C_DMAAbort+0x14c>)
 80062d6:	fba2 2303 	umull	r2, r3, r2, r3
 80062da:	0a1a      	lsrs	r2, r3, #8
 80062dc:	4613      	mov	r3, r2
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	4413      	add	r3, r2
 80062e2:	00da      	lsls	r2, r3, #3
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f2:	f043 0220 	orr.w	r2, r3, #32
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80062fa:	e00a      	b.n	8006312 <I2C_DMAAbort+0x5e>
    }
    count--;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	3b01      	subs	r3, #1
 8006300:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800630c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006310:	d0ea      	beq.n	80062e8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631e:	2200      	movs	r2, #0
 8006320:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632e:	2200      	movs	r2, #0
 8006330:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006340:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2200      	movs	r2, #0
 8006346:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634c:	2b00      	cmp	r3, #0
 800634e:	d003      	beq.n	8006358 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006354:	2200      	movs	r2, #0
 8006356:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635c:	2b00      	cmp	r3, #0
 800635e:	d003      	beq.n	8006368 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	2200      	movs	r2, #0
 8006366:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0201 	bic.w	r2, r2, #1
 8006376:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b60      	cmp	r3, #96	; 0x60
 8006382:	d10e      	bne.n	80063a2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	2200      	movs	r2, #0
 8006398:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800639a:	6978      	ldr	r0, [r7, #20]
 800639c:	f7fe fda2 	bl	8004ee4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063a0:	e027      	b.n	80063f2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80063a2:	7cfb      	ldrb	r3, [r7, #19]
 80063a4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80063a8:	2b28      	cmp	r3, #40	; 0x28
 80063aa:	d117      	bne.n	80063dc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0201 	orr.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063ca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	2200      	movs	r2, #0
 80063d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2228      	movs	r2, #40	; 0x28
 80063d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80063da:	e007      	b.n	80063ec <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	2220      	movs	r2, #32
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80063ec:	6978      	ldr	r0, [r7, #20]
 80063ee:	f7fe fd6f 	bl	8004ed0 <HAL_I2C_ErrorCallback>
}
 80063f2:	bf00      	nop
 80063f4:	3718      	adds	r7, #24
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	20000024 	.word	0x20000024
 8006400:	14f8b589 	.word	0x14f8b589

08006404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	4613      	mov	r3, r2
 8006412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006414:	e025      	b.n	8006462 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d021      	beq.n	8006462 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800641e:	f7fb fd67 	bl	8001ef0 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	429a      	cmp	r2, r3
 800642c:	d302      	bcc.n	8006434 <I2C_WaitOnFlagUntilTimeout+0x30>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d116      	bne.n	8006462 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2220      	movs	r2, #32
 800643e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644e:	f043 0220 	orr.w	r2, r3, #32
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e023      	b.n	80064aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	0c1b      	lsrs	r3, r3, #16
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b01      	cmp	r3, #1
 800646a:	d10d      	bne.n	8006488 <I2C_WaitOnFlagUntilTimeout+0x84>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	43da      	mvns	r2, r3
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	4013      	ands	r3, r2
 8006478:	b29b      	uxth	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	bf0c      	ite	eq
 800647e:	2301      	moveq	r3, #1
 8006480:	2300      	movne	r3, #0
 8006482:	b2db      	uxtb	r3, r3
 8006484:	461a      	mov	r2, r3
 8006486:	e00c      	b.n	80064a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	43da      	mvns	r2, r3
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	4013      	ands	r3, r2
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	bf0c      	ite	eq
 800649a:	2301      	moveq	r3, #1
 800649c:	2300      	movne	r3, #0
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	461a      	mov	r2, r3
 80064a2:	79fb      	ldrb	r3, [r7, #7]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d0b6      	beq.n	8006416 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b084      	sub	sp, #16
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	60f8      	str	r0, [r7, #12]
 80064ba:	60b9      	str	r1, [r7, #8]
 80064bc:	607a      	str	r2, [r7, #4]
 80064be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064c0:	e051      	b.n	8006566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d0:	d123      	bne.n	800651a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	f043 0204 	orr.w	r2, r3, #4
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e046      	b.n	80065a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006520:	d021      	beq.n	8006566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006522:	f7fb fce5 	bl	8001ef0 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	429a      	cmp	r2, r3
 8006530:	d302      	bcc.n	8006538 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d116      	bne.n	8006566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006552:	f043 0220 	orr.w	r2, r3, #32
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e020      	b.n	80065a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	0c1b      	lsrs	r3, r3, #16
 800656a:	b2db      	uxtb	r3, r3
 800656c:	2b01      	cmp	r3, #1
 800656e:	d10c      	bne.n	800658a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	43da      	mvns	r2, r3
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	4013      	ands	r3, r2
 800657c:	b29b      	uxth	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	bf14      	ite	ne
 8006582:	2301      	movne	r3, #1
 8006584:	2300      	moveq	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	e00b      	b.n	80065a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	43da      	mvns	r2, r3
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	4013      	ands	r3, r2
 8006596:	b29b      	uxth	r3, r3
 8006598:	2b00      	cmp	r3, #0
 800659a:	bf14      	ite	ne
 800659c:	2301      	movne	r3, #1
 800659e:	2300      	moveq	r3, #0
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d18d      	bne.n	80064c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065bc:	e02d      	b.n	800661a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f000 f8aa 	bl	8006718 <I2C_IsAcknowledgeFailed>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e02d      	b.n	800662a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d4:	d021      	beq.n	800661a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065d6:	f7fb fc8b 	bl	8001ef0 <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d302      	bcc.n	80065ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d116      	bne.n	800661a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	f043 0220 	orr.w	r2, r3, #32
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e007      	b.n	800662a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006624:	2b80      	cmp	r3, #128	; 0x80
 8006626:	d1ca      	bne.n	80065be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800663e:	e02d      	b.n	800669c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 f869 	bl	8006718 <I2C_IsAcknowledgeFailed>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e02d      	b.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006656:	d021      	beq.n	800669c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006658:	f7fb fc4a 	bl	8001ef0 <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	429a      	cmp	r2, r3
 8006666:	d302      	bcc.n	800666e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d116      	bne.n	800669c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2220      	movs	r2, #32
 8006678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	f043 0220 	orr.w	r2, r3, #32
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e007      	b.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d1ca      	bne.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80066c0:	4b13      	ldr	r3, [pc, #76]	; (8006710 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	08db      	lsrs	r3, r3, #3
 80066c6:	4a13      	ldr	r2, [pc, #76]	; (8006714 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80066c8:	fba2 2303 	umull	r2, r3, r2, r3
 80066cc:	0a1a      	lsrs	r2, r3, #8
 80066ce:	4613      	mov	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4413      	add	r3, r2
 80066d4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	3b01      	subs	r3, #1
 80066da:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d107      	bne.n	80066f2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	f043 0220 	orr.w	r2, r3, #32
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e008      	b.n	8006704 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006700:	d0e9      	beq.n	80066d6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006702:	2300      	movs	r3, #0
}
 8006704:	4618      	mov	r0, r3
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr
 8006710:	20000024 	.word	0x20000024
 8006714:	14f8b589 	.word	0x14f8b589

08006718 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800672e:	d11b      	bne.n	8006768 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006738:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006754:	f043 0204 	orr.w	r2, r3, #4
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e000      	b.n	800676a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	370c      	adds	r7, #12
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr

08006776 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006782:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006786:	d103      	bne.n	8006790 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800678e:	e007      	b.n	80067a0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006794:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006798:	d102      	bne.n	80067a0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2208      	movs	r2, #8
 800679e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e264      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d075      	beq.n	80068b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067ca:	4ba3      	ldr	r3, [pc, #652]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 030c 	and.w	r3, r3, #12
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d00c      	beq.n	80067f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067d6:	4ba0      	ldr	r3, [pc, #640]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067de:	2b08      	cmp	r3, #8
 80067e0:	d112      	bne.n	8006808 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067e2:	4b9d      	ldr	r3, [pc, #628]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067ee:	d10b      	bne.n	8006808 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f0:	4b99      	ldr	r3, [pc, #612]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d05b      	beq.n	80068b4 <HAL_RCC_OscConfig+0x108>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d157      	bne.n	80068b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e23f      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006810:	d106      	bne.n	8006820 <HAL_RCC_OscConfig+0x74>
 8006812:	4b91      	ldr	r3, [pc, #580]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a90      	ldr	r2, [pc, #576]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	e01d      	b.n	800685c <HAL_RCC_OscConfig+0xb0>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006828:	d10c      	bne.n	8006844 <HAL_RCC_OscConfig+0x98>
 800682a:	4b8b      	ldr	r3, [pc, #556]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a8a      	ldr	r2, [pc, #552]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	4b88      	ldr	r3, [pc, #544]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a87      	ldr	r2, [pc, #540]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800683c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	e00b      	b.n	800685c <HAL_RCC_OscConfig+0xb0>
 8006844:	4b84      	ldr	r3, [pc, #528]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a83      	ldr	r2, [pc, #524]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800684a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800684e:	6013      	str	r3, [r2, #0]
 8006850:	4b81      	ldr	r3, [pc, #516]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a80      	ldr	r2, [pc, #512]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800685a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d013      	beq.n	800688c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006864:	f7fb fb44 	bl	8001ef0 <HAL_GetTick>
 8006868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800686a:	e008      	b.n	800687e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800686c:	f7fb fb40 	bl	8001ef0 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	2b64      	cmp	r3, #100	; 0x64
 8006878:	d901      	bls.n	800687e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e204      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800687e:	4b76      	ldr	r3, [pc, #472]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006886:	2b00      	cmp	r3, #0
 8006888:	d0f0      	beq.n	800686c <HAL_RCC_OscConfig+0xc0>
 800688a:	e014      	b.n	80068b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800688c:	f7fb fb30 	bl	8001ef0 <HAL_GetTick>
 8006890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006892:	e008      	b.n	80068a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006894:	f7fb fb2c 	bl	8001ef0 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b64      	cmp	r3, #100	; 0x64
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e1f0      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068a6:	4b6c      	ldr	r3, [pc, #432]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1f0      	bne.n	8006894 <HAL_RCC_OscConfig+0xe8>
 80068b2:	e000      	b.n	80068b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d063      	beq.n	800698a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068c2:	4b65      	ldr	r3, [pc, #404]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f003 030c 	and.w	r3, r3, #12
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00b      	beq.n	80068e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068ce:	4b62      	ldr	r3, [pc, #392]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068d6:	2b08      	cmp	r3, #8
 80068d8:	d11c      	bne.n	8006914 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068da:	4b5f      	ldr	r3, [pc, #380]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d116      	bne.n	8006914 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068e6:	4b5c      	ldr	r3, [pc, #368]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0302 	and.w	r3, r3, #2
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d005      	beq.n	80068fe <HAL_RCC_OscConfig+0x152>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d001      	beq.n	80068fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e1c4      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068fe:	4b56      	ldr	r3, [pc, #344]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	00db      	lsls	r3, r3, #3
 800690c:	4952      	ldr	r1, [pc, #328]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800690e:	4313      	orrs	r3, r2
 8006910:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006912:	e03a      	b.n	800698a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d020      	beq.n	800695e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800691c:	4b4f      	ldr	r3, [pc, #316]	; (8006a5c <HAL_RCC_OscConfig+0x2b0>)
 800691e:	2201      	movs	r2, #1
 8006920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006922:	f7fb fae5 	bl	8001ef0 <HAL_GetTick>
 8006926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006928:	e008      	b.n	800693c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800692a:	f7fb fae1 	bl	8001ef0 <HAL_GetTick>
 800692e:	4602      	mov	r2, r0
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	2b02      	cmp	r3, #2
 8006936:	d901      	bls.n	800693c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006938:	2303      	movs	r3, #3
 800693a:	e1a5      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800693c:	4b46      	ldr	r3, [pc, #280]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0302 	and.w	r3, r3, #2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d0f0      	beq.n	800692a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006948:	4b43      	ldr	r3, [pc, #268]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	00db      	lsls	r3, r3, #3
 8006956:	4940      	ldr	r1, [pc, #256]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006958:	4313      	orrs	r3, r2
 800695a:	600b      	str	r3, [r1, #0]
 800695c:	e015      	b.n	800698a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800695e:	4b3f      	ldr	r3, [pc, #252]	; (8006a5c <HAL_RCC_OscConfig+0x2b0>)
 8006960:	2200      	movs	r2, #0
 8006962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006964:	f7fb fac4 	bl	8001ef0 <HAL_GetTick>
 8006968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800696a:	e008      	b.n	800697e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800696c:	f7fb fac0 	bl	8001ef0 <HAL_GetTick>
 8006970:	4602      	mov	r2, r0
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	2b02      	cmp	r3, #2
 8006978:	d901      	bls.n	800697e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e184      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800697e:	4b36      	ldr	r3, [pc, #216]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0302 	and.w	r3, r3, #2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1f0      	bne.n	800696c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0308 	and.w	r3, r3, #8
 8006992:	2b00      	cmp	r3, #0
 8006994:	d030      	beq.n	80069f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d016      	beq.n	80069cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800699e:	4b30      	ldr	r3, [pc, #192]	; (8006a60 <HAL_RCC_OscConfig+0x2b4>)
 80069a0:	2201      	movs	r2, #1
 80069a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069a4:	f7fb faa4 	bl	8001ef0 <HAL_GetTick>
 80069a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069aa:	e008      	b.n	80069be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069ac:	f7fb faa0 	bl	8001ef0 <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d901      	bls.n	80069be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e164      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069be:	4b26      	ldr	r3, [pc, #152]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80069c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c2:	f003 0302 	and.w	r3, r3, #2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0f0      	beq.n	80069ac <HAL_RCC_OscConfig+0x200>
 80069ca:	e015      	b.n	80069f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069cc:	4b24      	ldr	r3, [pc, #144]	; (8006a60 <HAL_RCC_OscConfig+0x2b4>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069d2:	f7fb fa8d 	bl	8001ef0 <HAL_GetTick>
 80069d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069d8:	e008      	b.n	80069ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069da:	f7fb fa89 	bl	8001ef0 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d901      	bls.n	80069ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e14d      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069ec:	4b1a      	ldr	r3, [pc, #104]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 80069ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1f0      	bne.n	80069da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 80a0 	beq.w	8006b46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a06:	2300      	movs	r3, #0
 8006a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a0a:	4b13      	ldr	r3, [pc, #76]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10f      	bne.n	8006a36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a16:	2300      	movs	r3, #0
 8006a18:	60bb      	str	r3, [r7, #8]
 8006a1a:	4b0f      	ldr	r3, [pc, #60]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	4a0e      	ldr	r2, [pc, #56]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a24:	6413      	str	r3, [r2, #64]	; 0x40
 8006a26:	4b0c      	ldr	r3, [pc, #48]	; (8006a58 <HAL_RCC_OscConfig+0x2ac>)
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a2e:	60bb      	str	r3, [r7, #8]
 8006a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a32:	2301      	movs	r3, #1
 8006a34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a36:	4b0b      	ldr	r3, [pc, #44]	; (8006a64 <HAL_RCC_OscConfig+0x2b8>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d121      	bne.n	8006a86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a42:	4b08      	ldr	r3, [pc, #32]	; (8006a64 <HAL_RCC_OscConfig+0x2b8>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a07      	ldr	r2, [pc, #28]	; (8006a64 <HAL_RCC_OscConfig+0x2b8>)
 8006a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a4e:	f7fb fa4f 	bl	8001ef0 <HAL_GetTick>
 8006a52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a54:	e011      	b.n	8006a7a <HAL_RCC_OscConfig+0x2ce>
 8006a56:	bf00      	nop
 8006a58:	40023800 	.word	0x40023800
 8006a5c:	42470000 	.word	0x42470000
 8006a60:	42470e80 	.word	0x42470e80
 8006a64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a68:	f7fb fa42 	bl	8001ef0 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d901      	bls.n	8006a7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e106      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a7a:	4b85      	ldr	r3, [pc, #532]	; (8006c90 <HAL_RCC_OscConfig+0x4e4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d0f0      	beq.n	8006a68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d106      	bne.n	8006a9c <HAL_RCC_OscConfig+0x2f0>
 8006a8e:	4b81      	ldr	r3, [pc, #516]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a92:	4a80      	ldr	r2, [pc, #512]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006a94:	f043 0301 	orr.w	r3, r3, #1
 8006a98:	6713      	str	r3, [r2, #112]	; 0x70
 8006a9a:	e01c      	b.n	8006ad6 <HAL_RCC_OscConfig+0x32a>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b05      	cmp	r3, #5
 8006aa2:	d10c      	bne.n	8006abe <HAL_RCC_OscConfig+0x312>
 8006aa4:	4b7b      	ldr	r3, [pc, #492]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa8:	4a7a      	ldr	r2, [pc, #488]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006aaa:	f043 0304 	orr.w	r3, r3, #4
 8006aae:	6713      	str	r3, [r2, #112]	; 0x70
 8006ab0:	4b78      	ldr	r3, [pc, #480]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab4:	4a77      	ldr	r2, [pc, #476]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006ab6:	f043 0301 	orr.w	r3, r3, #1
 8006aba:	6713      	str	r3, [r2, #112]	; 0x70
 8006abc:	e00b      	b.n	8006ad6 <HAL_RCC_OscConfig+0x32a>
 8006abe:	4b75      	ldr	r3, [pc, #468]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac2:	4a74      	ldr	r2, [pc, #464]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006ac4:	f023 0301 	bic.w	r3, r3, #1
 8006ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8006aca:	4b72      	ldr	r3, [pc, #456]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ace:	4a71      	ldr	r2, [pc, #452]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006ad0:	f023 0304 	bic.w	r3, r3, #4
 8006ad4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d015      	beq.n	8006b0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ade:	f7fb fa07 	bl	8001ef0 <HAL_GetTick>
 8006ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae4:	e00a      	b.n	8006afc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ae6:	f7fb fa03 	bl	8001ef0 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e0c5      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afc:	4b65      	ldr	r3, [pc, #404]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0ee      	beq.n	8006ae6 <HAL_RCC_OscConfig+0x33a>
 8006b08:	e014      	b.n	8006b34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b0a:	f7fb f9f1 	bl	8001ef0 <HAL_GetTick>
 8006b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b10:	e00a      	b.n	8006b28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b12:	f7fb f9ed 	bl	8001ef0 <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d901      	bls.n	8006b28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e0af      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b28:	4b5a      	ldr	r3, [pc, #360]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2c:	f003 0302 	and.w	r3, r3, #2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1ee      	bne.n	8006b12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b34:	7dfb      	ldrb	r3, [r7, #23]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d105      	bne.n	8006b46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b3a:	4b56      	ldr	r3, [pc, #344]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3e:	4a55      	ldr	r2, [pc, #340]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 809b 	beq.w	8006c86 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b50:	4b50      	ldr	r3, [pc, #320]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 030c 	and.w	r3, r3, #12
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d05c      	beq.n	8006c16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d141      	bne.n	8006be8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b64:	4b4c      	ldr	r3, [pc, #304]	; (8006c98 <HAL_RCC_OscConfig+0x4ec>)
 8006b66:	2200      	movs	r2, #0
 8006b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b6a:	f7fb f9c1 	bl	8001ef0 <HAL_GetTick>
 8006b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b70:	e008      	b.n	8006b84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b72:	f7fb f9bd 	bl	8001ef0 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d901      	bls.n	8006b84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	e081      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b84:	4b43      	ldr	r3, [pc, #268]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1f0      	bne.n	8006b72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	69da      	ldr	r2, [r3, #28]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9e:	019b      	lsls	r3, r3, #6
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba6:	085b      	lsrs	r3, r3, #1
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	041b      	lsls	r3, r3, #16
 8006bac:	431a      	orrs	r2, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb2:	061b      	lsls	r3, r3, #24
 8006bb4:	4937      	ldr	r1, [pc, #220]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bba:	4b37      	ldr	r3, [pc, #220]	; (8006c98 <HAL_RCC_OscConfig+0x4ec>)
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc0:	f7fb f996 	bl	8001ef0 <HAL_GetTick>
 8006bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bc6:	e008      	b.n	8006bda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bc8:	f7fb f992 	bl	8001ef0 <HAL_GetTick>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d901      	bls.n	8006bda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e056      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bda:	4b2e      	ldr	r3, [pc, #184]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d0f0      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x41c>
 8006be6:	e04e      	b.n	8006c86 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006be8:	4b2b      	ldr	r3, [pc, #172]	; (8006c98 <HAL_RCC_OscConfig+0x4ec>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bee:	f7fb f97f 	bl	8001ef0 <HAL_GetTick>
 8006bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bf4:	e008      	b.n	8006c08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bf6:	f7fb f97b 	bl	8001ef0 <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d901      	bls.n	8006c08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e03f      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c08:	4b22      	ldr	r3, [pc, #136]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1f0      	bne.n	8006bf6 <HAL_RCC_OscConfig+0x44a>
 8006c14:	e037      	b.n	8006c86 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d101      	bne.n	8006c22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e032      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c22:	4b1c      	ldr	r3, [pc, #112]	; (8006c94 <HAL_RCC_OscConfig+0x4e8>)
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d028      	beq.n	8006c82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d121      	bne.n	8006c82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d11a      	bne.n	8006c82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c52:	4013      	ands	r3, r2
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c58:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d111      	bne.n	8006c82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c68:	085b      	lsrs	r3, r3, #1
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d107      	bne.n	8006c82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d001      	beq.n	8006c86 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e000      	b.n	8006c88 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	40007000 	.word	0x40007000
 8006c94:	40023800 	.word	0x40023800
 8006c98:	42470060 	.word	0x42470060

08006c9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e0cc      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006cb0:	4b68      	ldr	r3, [pc, #416]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0307 	and.w	r3, r3, #7
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d90c      	bls.n	8006cd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cbe:	4b65      	ldr	r3, [pc, #404]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	b2d2      	uxtb	r2, r2
 8006cc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cc6:	4b63      	ldr	r3, [pc, #396]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0307 	and.w	r3, r3, #7
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e0b8      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d020      	beq.n	8006d26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d005      	beq.n	8006cfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cf0:	4b59      	ldr	r3, [pc, #356]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	4a58      	ldr	r2, [pc, #352]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0308 	and.w	r3, r3, #8
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d005      	beq.n	8006d14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d08:	4b53      	ldr	r3, [pc, #332]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4a52      	ldr	r2, [pc, #328]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d14:	4b50      	ldr	r3, [pc, #320]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	494d      	ldr	r1, [pc, #308]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d22:	4313      	orrs	r3, r2
 8006d24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d044      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d107      	bne.n	8006d4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d3a:	4b47      	ldr	r3, [pc, #284]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d119      	bne.n	8006d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e07f      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d003      	beq.n	8006d5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d56:	2b03      	cmp	r3, #3
 8006d58:	d107      	bne.n	8006d6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d5a:	4b3f      	ldr	r3, [pc, #252]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d109      	bne.n	8006d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e06f      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d6a:	4b3b      	ldr	r3, [pc, #236]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0302 	and.w	r3, r3, #2
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e067      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d7a:	4b37      	ldr	r3, [pc, #220]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f023 0203 	bic.w	r2, r3, #3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	4934      	ldr	r1, [pc, #208]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d8c:	f7fb f8b0 	bl	8001ef0 <HAL_GetTick>
 8006d90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d92:	e00a      	b.n	8006daa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d94:	f7fb f8ac 	bl	8001ef0 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d901      	bls.n	8006daa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006da6:	2303      	movs	r3, #3
 8006da8:	e04f      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006daa:	4b2b      	ldr	r3, [pc, #172]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f003 020c 	and.w	r2, r3, #12
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d1eb      	bne.n	8006d94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006dbc:	4b25      	ldr	r3, [pc, #148]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0307 	and.w	r3, r3, #7
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d20c      	bcs.n	8006de4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dca:	4b22      	ldr	r3, [pc, #136]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	b2d2      	uxtb	r2, r2
 8006dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dd2:	4b20      	ldr	r3, [pc, #128]	; (8006e54 <HAL_RCC_ClockConfig+0x1b8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0307 	and.w	r3, r3, #7
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d001      	beq.n	8006de4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e032      	b.n	8006e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0304 	and.w	r3, r3, #4
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d008      	beq.n	8006e02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006df0:	4b19      	ldr	r3, [pc, #100]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	4916      	ldr	r1, [pc, #88]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0308 	and.w	r3, r3, #8
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d009      	beq.n	8006e22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e0e:	4b12      	ldr	r3, [pc, #72]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	00db      	lsls	r3, r3, #3
 8006e1c:	490e      	ldr	r1, [pc, #56]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e22:	f000 f889 	bl	8006f38 <HAL_RCC_GetSysClockFreq>
 8006e26:	4602      	mov	r2, r0
 8006e28:	4b0b      	ldr	r3, [pc, #44]	; (8006e58 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	091b      	lsrs	r3, r3, #4
 8006e2e:	f003 030f 	and.w	r3, r3, #15
 8006e32:	490a      	ldr	r1, [pc, #40]	; (8006e5c <HAL_RCC_ClockConfig+0x1c0>)
 8006e34:	5ccb      	ldrb	r3, [r1, r3]
 8006e36:	fa22 f303 	lsr.w	r3, r2, r3
 8006e3a:	4a09      	ldr	r2, [pc, #36]	; (8006e60 <HAL_RCC_ClockConfig+0x1c4>)
 8006e3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e3e:	4b09      	ldr	r3, [pc, #36]	; (8006e64 <HAL_RCC_ClockConfig+0x1c8>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fb f810 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	40023c00 	.word	0x40023c00
 8006e58:	40023800 	.word	0x40023800
 8006e5c:	08008470 	.word	0x08008470
 8006e60:	20000024 	.word	0x20000024
 8006e64:	20000028 	.word	0x20000028

08006e68 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08c      	sub	sp, #48	; 0x30
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d129      	bne.n	8006ece <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61bb      	str	r3, [r7, #24]
 8006e7e:	4b2b      	ldr	r3, [pc, #172]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e82:	4a2a      	ldr	r2, [pc, #168]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006e84:	f043 0301 	orr.w	r3, r3, #1
 8006e88:	6313      	str	r3, [r2, #48]	; 0x30
 8006e8a:	4b28      	ldr	r3, [pc, #160]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	61bb      	str	r3, [r7, #24]
 8006e94:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006eac:	f107 031c 	add.w	r3, r7, #28
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	481f      	ldr	r0, [pc, #124]	; (8006f30 <HAL_RCC_MCOConfig+0xc8>)
 8006eb4:	f7fd f9a8 	bl	8004208 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006eb8:	4b1c      	ldr	r3, [pc, #112]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006ec0:	68b9      	ldr	r1, [r7, #8]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	430b      	orrs	r3, r1
 8006ec6:	4919      	ldr	r1, [pc, #100]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006ecc:	e029      	b.n	8006f22 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]
 8006ed2:	4b16      	ldr	r3, [pc, #88]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed6:	4a15      	ldr	r2, [pc, #84]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006ed8:	f043 0304 	orr.w	r3, r3, #4
 8006edc:	6313      	str	r3, [r2, #48]	; 0x30
 8006ede:	4b13      	ldr	r3, [pc, #76]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee2:	f003 0304 	and.w	r3, r3, #4
 8006ee6:	617b      	str	r3, [r7, #20]
 8006ee8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006eea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006efc:	2300      	movs	r3, #0
 8006efe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006f00:	f107 031c 	add.w	r3, r7, #28
 8006f04:	4619      	mov	r1, r3
 8006f06:	480b      	ldr	r0, [pc, #44]	; (8006f34 <HAL_RCC_MCOConfig+0xcc>)
 8006f08:	f7fd f97e 	bl	8004208 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006f0c:	4b07      	ldr	r3, [pc, #28]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	00d9      	lsls	r1, r3, #3
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	430b      	orrs	r3, r1
 8006f1c:	4903      	ldr	r1, [pc, #12]	; (8006f2c <HAL_RCC_MCOConfig+0xc4>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	608b      	str	r3, [r1, #8]
}
 8006f22:	bf00      	nop
 8006f24:	3730      	adds	r7, #48	; 0x30
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	40023800 	.word	0x40023800
 8006f30:	40020000 	.word	0x40020000
 8006f34:	40020800 	.word	0x40020800

08006f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	607b      	str	r3, [r7, #4]
 8006f44:	2300      	movs	r3, #0
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f50:	4b67      	ldr	r3, [pc, #412]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f003 030c 	and.w	r3, r3, #12
 8006f58:	2b08      	cmp	r3, #8
 8006f5a:	d00d      	beq.n	8006f78 <HAL_RCC_GetSysClockFreq+0x40>
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	f200 80bd 	bhi.w	80070dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <HAL_RCC_GetSysClockFreq+0x34>
 8006f66:	2b04      	cmp	r3, #4
 8006f68:	d003      	beq.n	8006f72 <HAL_RCC_GetSysClockFreq+0x3a>
 8006f6a:	e0b7      	b.n	80070dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f6c:	4b61      	ldr	r3, [pc, #388]	; (80070f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f6e:	60bb      	str	r3, [r7, #8]
       break;
 8006f70:	e0b7      	b.n	80070e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f72:	4b61      	ldr	r3, [pc, #388]	; (80070f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006f74:	60bb      	str	r3, [r7, #8]
      break;
 8006f76:	e0b4      	b.n	80070e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f78:	4b5d      	ldr	r3, [pc, #372]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f80:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f82:	4b5b      	ldr	r3, [pc, #364]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d04d      	beq.n	800702a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f8e:	4b58      	ldr	r3, [pc, #352]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	099b      	lsrs	r3, r3, #6
 8006f94:	461a      	mov	r2, r3
 8006f96:	f04f 0300 	mov.w	r3, #0
 8006f9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f9e:	f04f 0100 	mov.w	r1, #0
 8006fa2:	ea02 0800 	and.w	r8, r2, r0
 8006fa6:	ea03 0901 	and.w	r9, r3, r1
 8006faa:	4640      	mov	r0, r8
 8006fac:	4649      	mov	r1, r9
 8006fae:	f04f 0200 	mov.w	r2, #0
 8006fb2:	f04f 0300 	mov.w	r3, #0
 8006fb6:	014b      	lsls	r3, r1, #5
 8006fb8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006fbc:	0142      	lsls	r2, r0, #5
 8006fbe:	4610      	mov	r0, r2
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	ebb0 0008 	subs.w	r0, r0, r8
 8006fc6:	eb61 0109 	sbc.w	r1, r1, r9
 8006fca:	f04f 0200 	mov.w	r2, #0
 8006fce:	f04f 0300 	mov.w	r3, #0
 8006fd2:	018b      	lsls	r3, r1, #6
 8006fd4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006fd8:	0182      	lsls	r2, r0, #6
 8006fda:	1a12      	subs	r2, r2, r0
 8006fdc:	eb63 0301 	sbc.w	r3, r3, r1
 8006fe0:	f04f 0000 	mov.w	r0, #0
 8006fe4:	f04f 0100 	mov.w	r1, #0
 8006fe8:	00d9      	lsls	r1, r3, #3
 8006fea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fee:	00d0      	lsls	r0, r2, #3
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	eb12 0208 	adds.w	r2, r2, r8
 8006ff8:	eb43 0309 	adc.w	r3, r3, r9
 8006ffc:	f04f 0000 	mov.w	r0, #0
 8007000:	f04f 0100 	mov.w	r1, #0
 8007004:	0259      	lsls	r1, r3, #9
 8007006:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800700a:	0250      	lsls	r0, r2, #9
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4610      	mov	r0, r2
 8007012:	4619      	mov	r1, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	461a      	mov	r2, r3
 8007018:	f04f 0300 	mov.w	r3, #0
 800701c:	f7f9 f8d4 	bl	80001c8 <__aeabi_uldivmod>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4613      	mov	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
 8007028:	e04a      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800702a:	4b31      	ldr	r3, [pc, #196]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	099b      	lsrs	r3, r3, #6
 8007030:	461a      	mov	r2, r3
 8007032:	f04f 0300 	mov.w	r3, #0
 8007036:	f240 10ff 	movw	r0, #511	; 0x1ff
 800703a:	f04f 0100 	mov.w	r1, #0
 800703e:	ea02 0400 	and.w	r4, r2, r0
 8007042:	ea03 0501 	and.w	r5, r3, r1
 8007046:	4620      	mov	r0, r4
 8007048:	4629      	mov	r1, r5
 800704a:	f04f 0200 	mov.w	r2, #0
 800704e:	f04f 0300 	mov.w	r3, #0
 8007052:	014b      	lsls	r3, r1, #5
 8007054:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007058:	0142      	lsls	r2, r0, #5
 800705a:	4610      	mov	r0, r2
 800705c:	4619      	mov	r1, r3
 800705e:	1b00      	subs	r0, r0, r4
 8007060:	eb61 0105 	sbc.w	r1, r1, r5
 8007064:	f04f 0200 	mov.w	r2, #0
 8007068:	f04f 0300 	mov.w	r3, #0
 800706c:	018b      	lsls	r3, r1, #6
 800706e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007072:	0182      	lsls	r2, r0, #6
 8007074:	1a12      	subs	r2, r2, r0
 8007076:	eb63 0301 	sbc.w	r3, r3, r1
 800707a:	f04f 0000 	mov.w	r0, #0
 800707e:	f04f 0100 	mov.w	r1, #0
 8007082:	00d9      	lsls	r1, r3, #3
 8007084:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007088:	00d0      	lsls	r0, r2, #3
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	1912      	adds	r2, r2, r4
 8007090:	eb45 0303 	adc.w	r3, r5, r3
 8007094:	f04f 0000 	mov.w	r0, #0
 8007098:	f04f 0100 	mov.w	r1, #0
 800709c:	0299      	lsls	r1, r3, #10
 800709e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80070a2:	0290      	lsls	r0, r2, #10
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	4610      	mov	r0, r2
 80070aa:	4619      	mov	r1, r3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	461a      	mov	r2, r3
 80070b0:	f04f 0300 	mov.w	r3, #0
 80070b4:	f7f9 f888 	bl	80001c8 <__aeabi_uldivmod>
 80070b8:	4602      	mov	r2, r0
 80070ba:	460b      	mov	r3, r1
 80070bc:	4613      	mov	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80070c0:	4b0b      	ldr	r3, [pc, #44]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	0c1b      	lsrs	r3, r3, #16
 80070c6:	f003 0303 	and.w	r3, r3, #3
 80070ca:	3301      	adds	r3, #1
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d8:	60bb      	str	r3, [r7, #8]
      break;
 80070da:	e002      	b.n	80070e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070dc:	4b05      	ldr	r3, [pc, #20]	; (80070f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80070de:	60bb      	str	r3, [r7, #8]
      break;
 80070e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070e2:	68bb      	ldr	r3, [r7, #8]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80070ee:	bf00      	nop
 80070f0:	40023800 	.word	0x40023800
 80070f4:	00f42400 	.word	0x00f42400
 80070f8:	007a1200 	.word	0x007a1200

080070fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070fc:	b480      	push	{r7}
 80070fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007100:	4b03      	ldr	r3, [pc, #12]	; (8007110 <HAL_RCC_GetHCLKFreq+0x14>)
 8007102:	681b      	ldr	r3, [r3, #0]
}
 8007104:	4618      	mov	r0, r3
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	20000024 	.word	0x20000024

08007114 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007118:	f7ff fff0 	bl	80070fc <HAL_RCC_GetHCLKFreq>
 800711c:	4602      	mov	r2, r0
 800711e:	4b05      	ldr	r3, [pc, #20]	; (8007134 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	0a9b      	lsrs	r3, r3, #10
 8007124:	f003 0307 	and.w	r3, r3, #7
 8007128:	4903      	ldr	r1, [pc, #12]	; (8007138 <HAL_RCC_GetPCLK1Freq+0x24>)
 800712a:	5ccb      	ldrb	r3, [r1, r3]
 800712c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007130:	4618      	mov	r0, r3
 8007132:	bd80      	pop	{r7, pc}
 8007134:	40023800 	.word	0x40023800
 8007138:	08008480 	.word	0x08008480

0800713c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e034      	b.n	80071bc <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007166:	68f8      	ldr	r0, [r7, #12]
 8007168:	f7fa fda6 	bl	8001cb8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	3308      	adds	r3, #8
 8007174:	4619      	mov	r1, r3
 8007176:	4610      	mov	r0, r2
 8007178:	f001 f844 	bl	8008204 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6818      	ldr	r0, [r3, #0]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	461a      	mov	r2, r3
 8007186:	68b9      	ldr	r1, [r7, #8]
 8007188:	f001 f88e 	bl	80082a8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6858      	ldr	r0, [r3, #4]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	689a      	ldr	r2, [r3, #8]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007198:	6879      	ldr	r1, [r7, #4]
 800719a:	f001 f8c3 	bl	8008324 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	6892      	ldr	r2, [r2, #8]
 80071a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	6892      	ldr	r2, [r2, #8]
 80071b2:	f041 0101 	orr.w	r1, r1, #1
 80071b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d101      	bne.n	80071d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e041      	b.n	800725a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d106      	bne.n	80071f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7fa fc84 	bl	8001af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	3304      	adds	r3, #4
 8007200:	4619      	mov	r1, r3
 8007202:	4610      	mov	r0, r2
 8007204:	f000 fce4 	bl	8007bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3708      	adds	r7, #8
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
	...

08007264 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007272:	b2db      	uxtb	r3, r3
 8007274:	2b01      	cmp	r3, #1
 8007276:	d001      	beq.n	800727c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e04e      	b.n	800731a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68da      	ldr	r2, [r3, #12]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f042 0201 	orr.w	r2, r2, #1
 8007292:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a23      	ldr	r2, [pc, #140]	; (8007328 <HAL_TIM_Base_Start_IT+0xc4>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d022      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072a6:	d01d      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1f      	ldr	r2, [pc, #124]	; (800732c <HAL_TIM_Base_Start_IT+0xc8>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d018      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a1e      	ldr	r2, [pc, #120]	; (8007330 <HAL_TIM_Base_Start_IT+0xcc>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d013      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a1c      	ldr	r2, [pc, #112]	; (8007334 <HAL_TIM_Base_Start_IT+0xd0>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d00e      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a1b      	ldr	r2, [pc, #108]	; (8007338 <HAL_TIM_Base_Start_IT+0xd4>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d009      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a19      	ldr	r2, [pc, #100]	; (800733c <HAL_TIM_Base_Start_IT+0xd8>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d004      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x80>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a18      	ldr	r2, [pc, #96]	; (8007340 <HAL_TIM_Base_Start_IT+0xdc>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d111      	bne.n	8007308 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2b06      	cmp	r3, #6
 80072f4:	d010      	beq.n	8007318 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f042 0201 	orr.w	r2, r2, #1
 8007304:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007306:	e007      	b.n	8007318 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0201 	orr.w	r2, r2, #1
 8007316:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	40010000 	.word	0x40010000
 800732c:	40000400 	.word	0x40000400
 8007330:	40000800 	.word	0x40000800
 8007334:	40000c00 	.word	0x40000c00
 8007338:	40010400 	.word	0x40010400
 800733c:	40014000 	.word	0x40014000
 8007340:	40001800 	.word	0x40001800

08007344 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e041      	b.n	80073da <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d106      	bne.n	8007370 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7fa fc08 	bl	8001b80 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	3304      	adds	r3, #4
 8007380:	4619      	mov	r1, r3
 8007382:	4610      	mov	r0, r2
 8007384:	f000 fc24 	bl	8007bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
	...

080073e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ee:	2300      	movs	r3, #0
 80073f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d104      	bne.n	8007402 <HAL_TIM_IC_Start_IT+0x1e>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	e013      	b.n	800742a <HAL_TIM_IC_Start_IT+0x46>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b04      	cmp	r3, #4
 8007406:	d104      	bne.n	8007412 <HAL_TIM_IC_Start_IT+0x2e>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800740e:	b2db      	uxtb	r3, r3
 8007410:	e00b      	b.n	800742a <HAL_TIM_IC_Start_IT+0x46>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b08      	cmp	r3, #8
 8007416:	d104      	bne.n	8007422 <HAL_TIM_IC_Start_IT+0x3e>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800741e:	b2db      	uxtb	r3, r3
 8007420:	e003      	b.n	800742a <HAL_TIM_IC_Start_IT+0x46>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007428:	b2db      	uxtb	r3, r3
 800742a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d104      	bne.n	800743c <HAL_TIM_IC_Start_IT+0x58>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007438:	b2db      	uxtb	r3, r3
 800743a:	e013      	b.n	8007464 <HAL_TIM_IC_Start_IT+0x80>
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	2b04      	cmp	r3, #4
 8007440:	d104      	bne.n	800744c <HAL_TIM_IC_Start_IT+0x68>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007448:	b2db      	uxtb	r3, r3
 800744a:	e00b      	b.n	8007464 <HAL_TIM_IC_Start_IT+0x80>
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	2b08      	cmp	r3, #8
 8007450:	d104      	bne.n	800745c <HAL_TIM_IC_Start_IT+0x78>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007458:	b2db      	uxtb	r3, r3
 800745a:	e003      	b.n	8007464 <HAL_TIM_IC_Start_IT+0x80>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007462:	b2db      	uxtb	r3, r3
 8007464:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007466:	7bbb      	ldrb	r3, [r7, #14]
 8007468:	2b01      	cmp	r3, #1
 800746a:	d102      	bne.n	8007472 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800746c:	7b7b      	ldrb	r3, [r7, #13]
 800746e:	2b01      	cmp	r3, #1
 8007470:	d001      	beq.n	8007476 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e0cc      	b.n	8007610 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d104      	bne.n	8007486 <HAL_TIM_IC_Start_IT+0xa2>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2202      	movs	r2, #2
 8007480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007484:	e013      	b.n	80074ae <HAL_TIM_IC_Start_IT+0xca>
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b04      	cmp	r3, #4
 800748a:	d104      	bne.n	8007496 <HAL_TIM_IC_Start_IT+0xb2>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2202      	movs	r2, #2
 8007490:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007494:	e00b      	b.n	80074ae <HAL_TIM_IC_Start_IT+0xca>
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	2b08      	cmp	r3, #8
 800749a:	d104      	bne.n	80074a6 <HAL_TIM_IC_Start_IT+0xc2>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2202      	movs	r2, #2
 80074a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074a4:	e003      	b.n	80074ae <HAL_TIM_IC_Start_IT+0xca>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2202      	movs	r2, #2
 80074aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d104      	bne.n	80074be <HAL_TIM_IC_Start_IT+0xda>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074bc:	e013      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0x102>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b04      	cmp	r3, #4
 80074c2:	d104      	bne.n	80074ce <HAL_TIM_IC_Start_IT+0xea>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074cc:	e00b      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0x102>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d104      	bne.n	80074de <HAL_TIM_IC_Start_IT+0xfa>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074dc:	e003      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0x102>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2b0c      	cmp	r3, #12
 80074ea:	d841      	bhi.n	8007570 <HAL_TIM_IC_Start_IT+0x18c>
 80074ec:	a201      	add	r2, pc, #4	; (adr r2, 80074f4 <HAL_TIM_IC_Start_IT+0x110>)
 80074ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f2:	bf00      	nop
 80074f4:	08007529 	.word	0x08007529
 80074f8:	08007571 	.word	0x08007571
 80074fc:	08007571 	.word	0x08007571
 8007500:	08007571 	.word	0x08007571
 8007504:	0800753b 	.word	0x0800753b
 8007508:	08007571 	.word	0x08007571
 800750c:	08007571 	.word	0x08007571
 8007510:	08007571 	.word	0x08007571
 8007514:	0800754d 	.word	0x0800754d
 8007518:	08007571 	.word	0x08007571
 800751c:	08007571 	.word	0x08007571
 8007520:	08007571 	.word	0x08007571
 8007524:	0800755f 	.word	0x0800755f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68da      	ldr	r2, [r3, #12]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f042 0202 	orr.w	r2, r2, #2
 8007536:	60da      	str	r2, [r3, #12]
      break;
 8007538:	e01d      	b.n	8007576 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68da      	ldr	r2, [r3, #12]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f042 0204 	orr.w	r2, r2, #4
 8007548:	60da      	str	r2, [r3, #12]
      break;
 800754a:	e014      	b.n	8007576 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68da      	ldr	r2, [r3, #12]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0208 	orr.w	r2, r2, #8
 800755a:	60da      	str	r2, [r3, #12]
      break;
 800755c:	e00b      	b.n	8007576 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68da      	ldr	r2, [r3, #12]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f042 0210 	orr.w	r2, r2, #16
 800756c:	60da      	str	r2, [r3, #12]
      break;
 800756e:	e002      	b.n	8007576 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	73fb      	strb	r3, [r7, #15]
      break;
 8007574:	bf00      	nop
  }

  if (status == HAL_OK)
 8007576:	7bfb      	ldrb	r3, [r7, #15]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d148      	bne.n	800760e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2201      	movs	r2, #1
 8007582:	6839      	ldr	r1, [r7, #0]
 8007584:	4618      	mov	r0, r3
 8007586:	f000 fd87 	bl	8008098 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a22      	ldr	r2, [pc, #136]	; (8007618 <HAL_TIM_IC_Start_IT+0x234>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d022      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800759c:	d01d      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a1e      	ldr	r2, [pc, #120]	; (800761c <HAL_TIM_IC_Start_IT+0x238>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d018      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a1c      	ldr	r2, [pc, #112]	; (8007620 <HAL_TIM_IC_Start_IT+0x23c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d013      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a1b      	ldr	r2, [pc, #108]	; (8007624 <HAL_TIM_IC_Start_IT+0x240>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d00e      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a19      	ldr	r2, [pc, #100]	; (8007628 <HAL_TIM_IC_Start_IT+0x244>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d009      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a18      	ldr	r2, [pc, #96]	; (800762c <HAL_TIM_IC_Start_IT+0x248>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d004      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x1f6>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a16      	ldr	r2, [pc, #88]	; (8007630 <HAL_TIM_IC_Start_IT+0x24c>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d111      	bne.n	80075fe <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f003 0307 	and.w	r3, r3, #7
 80075e4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	2b06      	cmp	r3, #6
 80075ea:	d010      	beq.n	800760e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f042 0201 	orr.w	r2, r2, #1
 80075fa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075fc:	e007      	b.n	800760e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0201 	orr.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800760e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	40010000 	.word	0x40010000
 800761c:	40000400 	.word	0x40000400
 8007620:	40000800 	.word	0x40000800
 8007624:	40000c00 	.word	0x40000c00
 8007628:	40010400 	.word	0x40010400
 800762c:	40014000 	.word	0x40014000
 8007630:	40001800 	.word	0x40001800

08007634 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b02      	cmp	r3, #2
 8007648:	d122      	bne.n	8007690 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f003 0302 	and.w	r3, r3, #2
 8007654:	2b02      	cmp	r3, #2
 8007656:	d11b      	bne.n	8007690 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f06f 0202 	mvn.w	r2, #2
 8007660:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2201      	movs	r2, #1
 8007666:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7f9 fb02 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 800767c:	e005      	b.n	800768a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 fa88 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 fa8f 	bl	8007ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	f003 0304 	and.w	r3, r3, #4
 800769a:	2b04      	cmp	r3, #4
 800769c:	d122      	bne.n	80076e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	f003 0304 	and.w	r3, r3, #4
 80076a8:	2b04      	cmp	r3, #4
 80076aa:	d11b      	bne.n	80076e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f06f 0204 	mvn.w	r2, #4
 80076b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2202      	movs	r2, #2
 80076ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7f9 fad8 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 80076d0:	e005      	b.n	80076de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fa5e 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 fa65 	bl	8007ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	f003 0308 	and.w	r3, r3, #8
 80076ee:	2b08      	cmp	r3, #8
 80076f0:	d122      	bne.n	8007738 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	f003 0308 	and.w	r3, r3, #8
 80076fc:	2b08      	cmp	r3, #8
 80076fe:	d11b      	bne.n	8007738 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f06f 0208 	mvn.w	r2, #8
 8007708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2204      	movs	r2, #4
 800770e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	69db      	ldr	r3, [r3, #28]
 8007716:	f003 0303 	and.w	r3, r3, #3
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f7f9 faae 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8007724:	e005      	b.n	8007732 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fa34 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fa3b 	bl	8007ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	f003 0310 	and.w	r3, r3, #16
 8007742:	2b10      	cmp	r3, #16
 8007744:	d122      	bne.n	800778c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b10      	cmp	r3, #16
 8007752:	d11b      	bne.n	800778c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f06f 0210 	mvn.w	r2, #16
 800775c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2208      	movs	r2, #8
 8007762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800776e:	2b00      	cmp	r3, #0
 8007770:	d003      	beq.n	800777a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f7f9 fa84 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8007778:	e005      	b.n	8007786 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 fa0a 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fa11 	bl	8007ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f003 0301 	and.w	r3, r3, #1
 8007796:	2b01      	cmp	r3, #1
 8007798:	d10e      	bne.n	80077b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d107      	bne.n	80077b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f06f 0201 	mvn.w	r2, #1
 80077b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7fa f82a 	bl	800180c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077c2:	2b80      	cmp	r3, #128	; 0x80
 80077c4:	d10e      	bne.n	80077e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077d0:	2b80      	cmp	r3, #128	; 0x80
 80077d2:	d107      	bne.n	80077e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 fd06 	bl	80081f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ee:	2b40      	cmp	r3, #64	; 0x40
 80077f0:	d10e      	bne.n	8007810 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077fc:	2b40      	cmp	r3, #64	; 0x40
 80077fe:	d107      	bne.n	8007810 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f9d6 	bl	8007bbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	f003 0320 	and.w	r3, r3, #32
 800781a:	2b20      	cmp	r3, #32
 800781c:	d10e      	bne.n	800783c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	f003 0320 	and.w	r3, r3, #32
 8007828:	2b20      	cmp	r3, #32
 800782a:	d107      	bne.n	800783c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f06f 0220 	mvn.w	r2, #32
 8007834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fcd0 	bl	80081dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800783c:	bf00      	nop
 800783e:	3708      	adds	r7, #8
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007850:	2300      	movs	r3, #0
 8007852:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800785a:	2b01      	cmp	r3, #1
 800785c:	d101      	bne.n	8007862 <HAL_TIM_IC_ConfigChannel+0x1e>
 800785e:	2302      	movs	r3, #2
 8007860:	e088      	b.n	8007974 <HAL_TIM_IC_ConfigChannel+0x130>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d11b      	bne.n	80078a8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6818      	ldr	r0, [r3, #0]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	6819      	ldr	r1, [r3, #0]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	f000 fa46 	bl	8007d10 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	699a      	ldr	r2, [r3, #24]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f022 020c 	bic.w	r2, r2, #12
 8007892:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	6999      	ldr	r1, [r3, #24]
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	430a      	orrs	r2, r1
 80078a4:	619a      	str	r2, [r3, #24]
 80078a6:	e060      	b.n	800796a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b04      	cmp	r3, #4
 80078ac:	d11c      	bne.n	80078e8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	6819      	ldr	r1, [r3, #0]
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	685a      	ldr	r2, [r3, #4]
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	f000 faca 	bl	8007e56 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	699a      	ldr	r2, [r3, #24]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80078d0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	6999      	ldr	r1, [r3, #24]
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	021a      	lsls	r2, r3, #8
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	619a      	str	r2, [r3, #24]
 80078e6:	e040      	b.n	800796a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b08      	cmp	r3, #8
 80078ec:	d11b      	bne.n	8007926 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	6819      	ldr	r1, [r3, #0]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	685a      	ldr	r2, [r3, #4]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	f000 fb17 	bl	8007f30 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	69da      	ldr	r2, [r3, #28]
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f022 020c 	bic.w	r2, r2, #12
 8007910:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	69d9      	ldr	r1, [r3, #28]
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	430a      	orrs	r2, r1
 8007922:	61da      	str	r2, [r3, #28]
 8007924:	e021      	b.n	800796a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2b0c      	cmp	r3, #12
 800792a:	d11c      	bne.n	8007966 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6818      	ldr	r0, [r3, #0]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	6819      	ldr	r1, [r3, #0]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f000 fb34 	bl	8007fa8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	69da      	ldr	r2, [r3, #28]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800794e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	69d9      	ldr	r1, [r3, #28]
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	021a      	lsls	r2, r3, #8
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	61da      	str	r2, [r3, #28]
 8007964:	e001      	b.n	800796a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007972:	7dfb      	ldrb	r3, [r7, #23]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3718      	adds	r7, #24
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007990:	2b01      	cmp	r3, #1
 8007992:	d101      	bne.n	8007998 <HAL_TIM_ConfigClockSource+0x1c>
 8007994:	2302      	movs	r3, #2
 8007996:	e0b4      	b.n	8007b02 <HAL_TIM_ConfigClockSource+0x186>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80079b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079d0:	d03e      	beq.n	8007a50 <HAL_TIM_ConfigClockSource+0xd4>
 80079d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079d6:	f200 8087 	bhi.w	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 80079da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079de:	f000 8086 	beq.w	8007aee <HAL_TIM_ConfigClockSource+0x172>
 80079e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079e6:	d87f      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 80079e8:	2b70      	cmp	r3, #112	; 0x70
 80079ea:	d01a      	beq.n	8007a22 <HAL_TIM_ConfigClockSource+0xa6>
 80079ec:	2b70      	cmp	r3, #112	; 0x70
 80079ee:	d87b      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 80079f0:	2b60      	cmp	r3, #96	; 0x60
 80079f2:	d050      	beq.n	8007a96 <HAL_TIM_ConfigClockSource+0x11a>
 80079f4:	2b60      	cmp	r3, #96	; 0x60
 80079f6:	d877      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 80079f8:	2b50      	cmp	r3, #80	; 0x50
 80079fa:	d03c      	beq.n	8007a76 <HAL_TIM_ConfigClockSource+0xfa>
 80079fc:	2b50      	cmp	r3, #80	; 0x50
 80079fe:	d873      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 8007a00:	2b40      	cmp	r3, #64	; 0x40
 8007a02:	d058      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0x13a>
 8007a04:	2b40      	cmp	r3, #64	; 0x40
 8007a06:	d86f      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 8007a08:	2b30      	cmp	r3, #48	; 0x30
 8007a0a:	d064      	beq.n	8007ad6 <HAL_TIM_ConfigClockSource+0x15a>
 8007a0c:	2b30      	cmp	r3, #48	; 0x30
 8007a0e:	d86b      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 8007a10:	2b20      	cmp	r3, #32
 8007a12:	d060      	beq.n	8007ad6 <HAL_TIM_ConfigClockSource+0x15a>
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	d867      	bhi.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d05c      	beq.n	8007ad6 <HAL_TIM_ConfigClockSource+0x15a>
 8007a1c:	2b10      	cmp	r3, #16
 8007a1e:	d05a      	beq.n	8007ad6 <HAL_TIM_ConfigClockSource+0x15a>
 8007a20:	e062      	b.n	8007ae8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	6899      	ldr	r1, [r3, #8]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	f000 fb11 	bl	8008058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	609a      	str	r2, [r3, #8]
      break;
 8007a4e:	e04f      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6818      	ldr	r0, [r3, #0]
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	6899      	ldr	r1, [r3, #8]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	685a      	ldr	r2, [r3, #4]
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	f000 fafa 	bl	8008058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689a      	ldr	r2, [r3, #8]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a72:	609a      	str	r2, [r3, #8]
      break;
 8007a74:	e03c      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	6859      	ldr	r1, [r3, #4]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	461a      	mov	r2, r3
 8007a84:	f000 f9b8 	bl	8007df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2150      	movs	r1, #80	; 0x50
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 fac7 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007a94:	e02c      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6818      	ldr	r0, [r3, #0]
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	6859      	ldr	r1, [r3, #4]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	f000 fa14 	bl	8007ed0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2160      	movs	r1, #96	; 0x60
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 fab7 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007ab4:	e01c      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6818      	ldr	r0, [r3, #0]
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	6859      	ldr	r1, [r3, #4]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	f000 f998 	bl	8007df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2140      	movs	r1, #64	; 0x40
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f000 faa7 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007ad4:	e00c      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	f000 fa9e 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007ae6:	e003      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	73fb      	strb	r3, [r7, #15]
      break;
 8007aec:	e000      	b.n	8007af0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007aee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3710      	adds	r7, #16
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
	...

08007b0c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007b16:	2300      	movs	r3, #0
 8007b18:	60fb      	str	r3, [r7, #12]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	2b0c      	cmp	r3, #12
 8007b1e:	d831      	bhi.n	8007b84 <HAL_TIM_ReadCapturedValue+0x78>
 8007b20:	a201      	add	r2, pc, #4	; (adr r2, 8007b28 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b26:	bf00      	nop
 8007b28:	08007b5d 	.word	0x08007b5d
 8007b2c:	08007b85 	.word	0x08007b85
 8007b30:	08007b85 	.word	0x08007b85
 8007b34:	08007b85 	.word	0x08007b85
 8007b38:	08007b67 	.word	0x08007b67
 8007b3c:	08007b85 	.word	0x08007b85
 8007b40:	08007b85 	.word	0x08007b85
 8007b44:	08007b85 	.word	0x08007b85
 8007b48:	08007b71 	.word	0x08007b71
 8007b4c:	08007b85 	.word	0x08007b85
 8007b50:	08007b85 	.word	0x08007b85
 8007b54:	08007b85 	.word	0x08007b85
 8007b58:	08007b7b 	.word	0x08007b7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b62:	60fb      	str	r3, [r7, #12]

      break;
 8007b64:	e00f      	b.n	8007b86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6c:	60fb      	str	r3, [r7, #12]

      break;
 8007b6e:	e00a      	b.n	8007b86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b76:	60fb      	str	r3, [r7, #12]

      break;
 8007b78:	e005      	b.n	8007b86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b80:	60fb      	str	r3, [r7, #12]

      break;
 8007b82:	e000      	b.n	8007b86 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007b84:	bf00      	nop
  }

  return tmpreg;
 8007b86:	68fb      	ldr	r3, [r7, #12]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bc4:	bf00      	nop
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a40      	ldr	r2, [pc, #256]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d013      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bee:	d00f      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a3d      	ldr	r2, [pc, #244]	; (8007ce8 <TIM_Base_SetConfig+0x118>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d00b      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a3c      	ldr	r2, [pc, #240]	; (8007cec <TIM_Base_SetConfig+0x11c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d007      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a3b      	ldr	r2, [pc, #236]	; (8007cf0 <TIM_Base_SetConfig+0x120>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d003      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a3a      	ldr	r2, [pc, #232]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d108      	bne.n	8007c22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a2f      	ldr	r2, [pc, #188]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d02b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c30:	d027      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a2c      	ldr	r2, [pc, #176]	; (8007ce8 <TIM_Base_SetConfig+0x118>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d023      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a2b      	ldr	r2, [pc, #172]	; (8007cec <TIM_Base_SetConfig+0x11c>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d01f      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a2a      	ldr	r2, [pc, #168]	; (8007cf0 <TIM_Base_SetConfig+0x120>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d01b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a29      	ldr	r2, [pc, #164]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d017      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a28      	ldr	r2, [pc, #160]	; (8007cf8 <TIM_Base_SetConfig+0x128>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d013      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a27      	ldr	r2, [pc, #156]	; (8007cfc <TIM_Base_SetConfig+0x12c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00f      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a26      	ldr	r2, [pc, #152]	; (8007d00 <TIM_Base_SetConfig+0x130>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a25      	ldr	r2, [pc, #148]	; (8007d04 <TIM_Base_SetConfig+0x134>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d007      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a24      	ldr	r2, [pc, #144]	; (8007d08 <TIM_Base_SetConfig+0x138>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d003      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a23      	ldr	r2, [pc, #140]	; (8007d0c <TIM_Base_SetConfig+0x13c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d108      	bne.n	8007c94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	68fa      	ldr	r2, [r7, #12]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a0a      	ldr	r2, [pc, #40]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d003      	beq.n	8007cc8 <TIM_Base_SetConfig+0xf8>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a0c      	ldr	r2, [pc, #48]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d103      	bne.n	8007cd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	691a      	ldr	r2, [r3, #16]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	615a      	str	r2, [r3, #20]
}
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	40010000 	.word	0x40010000
 8007ce8:	40000400 	.word	0x40000400
 8007cec:	40000800 	.word	0x40000800
 8007cf0:	40000c00 	.word	0x40000c00
 8007cf4:	40010400 	.word	0x40010400
 8007cf8:	40014000 	.word	0x40014000
 8007cfc:	40014400 	.word	0x40014400
 8007d00:	40014800 	.word	0x40014800
 8007d04:	40001800 	.word	0x40001800
 8007d08:	40001c00 	.word	0x40001c00
 8007d0c:	40002000 	.word	0x40002000

08007d10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6a1b      	ldr	r3, [r3, #32]
 8007d22:	f023 0201 	bic.w	r2, r3, #1
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6a1b      	ldr	r3, [r3, #32]
 8007d34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	4a28      	ldr	r2, [pc, #160]	; (8007ddc <TIM_TI1_SetConfig+0xcc>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d01b      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d44:	d017      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4a25      	ldr	r2, [pc, #148]	; (8007de0 <TIM_TI1_SetConfig+0xd0>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d013      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	4a24      	ldr	r2, [pc, #144]	; (8007de4 <TIM_TI1_SetConfig+0xd4>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00f      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	4a23      	ldr	r2, [pc, #140]	; (8007de8 <TIM_TI1_SetConfig+0xd8>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d00b      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	4a22      	ldr	r2, [pc, #136]	; (8007dec <TIM_TI1_SetConfig+0xdc>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d007      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	4a21      	ldr	r2, [pc, #132]	; (8007df0 <TIM_TI1_SetConfig+0xe0>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d003      	beq.n	8007d76 <TIM_TI1_SetConfig+0x66>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	4a20      	ldr	r2, [pc, #128]	; (8007df4 <TIM_TI1_SetConfig+0xe4>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d101      	bne.n	8007d7a <TIM_TI1_SetConfig+0x6a>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <TIM_TI1_SetConfig+0x6c>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d008      	beq.n	8007d92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	f023 0303 	bic.w	r3, r3, #3
 8007d86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	617b      	str	r3, [r7, #20]
 8007d90:	e003      	b.n	8007d9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f043 0301 	orr.w	r3, r3, #1
 8007d98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007da0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	f023 030a 	bic.w	r3, r3, #10
 8007db4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f003 030a 	and.w	r3, r3, #10
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	621a      	str	r2, [r3, #32]
}
 8007dce:	bf00      	nop
 8007dd0:	371c      	adds	r7, #28
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	40010000 	.word	0x40010000
 8007de0:	40000400 	.word	0x40000400
 8007de4:	40000800 	.word	0x40000800
 8007de8:	40000c00 	.word	0x40000c00
 8007dec:	40010400 	.word	0x40010400
 8007df0:	40014000 	.word	0x40014000
 8007df4:	40001800 	.word	0x40001800

08007df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b087      	sub	sp, #28
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6a1b      	ldr	r3, [r3, #32]
 8007e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6a1b      	ldr	r3, [r3, #32]
 8007e0e:	f023 0201 	bic.w	r2, r3, #1
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	699b      	ldr	r3, [r3, #24]
 8007e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	011b      	lsls	r3, r3, #4
 8007e28:	693a      	ldr	r2, [r7, #16]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f023 030a 	bic.w	r3, r3, #10
 8007e34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	621a      	str	r2, [r3, #32]
}
 8007e4a:	bf00      	nop
 8007e4c:	371c      	adds	r7, #28
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr

08007e56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e56:	b480      	push	{r7}
 8007e58:	b087      	sub	sp, #28
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	60f8      	str	r0, [r7, #12]
 8007e5e:	60b9      	str	r1, [r7, #8]
 8007e60:	607a      	str	r2, [r7, #4]
 8007e62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	f023 0210 	bic.w	r2, r3, #16
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	699b      	ldr	r3, [r3, #24]
 8007e74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e82:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	021b      	lsls	r3, r3, #8
 8007e88:	697a      	ldr	r2, [r7, #20]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	031b      	lsls	r3, r3, #12
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ea8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	011b      	lsls	r3, r3, #4
 8007eae:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007eb2:	693a      	ldr	r2, [r7, #16]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	621a      	str	r2, [r3, #32]
}
 8007ec4:	bf00      	nop
 8007ec6:	371c      	adds	r7, #28
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b087      	sub	sp, #28
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a1b      	ldr	r3, [r3, #32]
 8007ee0:	f023 0210 	bic.w	r2, r3, #16
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	699b      	ldr	r3, [r3, #24]
 8007eec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007efa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	031b      	lsls	r3, r3, #12
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	011b      	lsls	r3, r3, #4
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	693a      	ldr	r2, [r7, #16]
 8007f22:	621a      	str	r2, [r3, #32]
}
 8007f24:	bf00      	nop
 8007f26:	371c      	adds	r7, #28
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
 8007f3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	f023 0303 	bic.w	r3, r3, #3
 8007f5c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f6c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	011b      	lsls	r3, r3, #4
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007f80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	021b      	lsls	r3, r3, #8
 8007f86:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	621a      	str	r2, [r3, #32]
}
 8007f9c:	bf00      	nop
 8007f9e:	371c      	adds	r7, #28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
 8007fb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	69db      	ldr	r3, [r3, #28]
 8007fc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a1b      	ldr	r3, [r3, #32]
 8007fcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fd4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	021b      	lsls	r3, r3, #8
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fe6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	031b      	lsls	r3, r3, #12
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	697a      	ldr	r2, [r7, #20]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007ffa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	031b      	lsls	r3, r3, #12
 8008000:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	4313      	orrs	r3, r2
 8008008:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	697a      	ldr	r2, [r7, #20]
 800800e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	621a      	str	r2, [r3, #32]
}
 8008016:	bf00      	nop
 8008018:	371c      	adds	r7, #28
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr

08008022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008022:	b480      	push	{r7}
 8008024:	b085      	sub	sp, #20
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
 800802a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4313      	orrs	r3, r2
 8008040:	f043 0307 	orr.w	r3, r3, #7
 8008044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	609a      	str	r2, [r3, #8]
}
 800804c:	bf00      	nop
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008058:	b480      	push	{r7}
 800805a:	b087      	sub	sp, #28
 800805c:	af00      	add	r7, sp, #0
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	607a      	str	r2, [r7, #4]
 8008064:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008072:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	021a      	lsls	r2, r3, #8
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	431a      	orrs	r2, r3
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4313      	orrs	r3, r2
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	4313      	orrs	r3, r2
 8008084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	697a      	ldr	r2, [r7, #20]
 800808a:	609a      	str	r2, [r3, #8]
}
 800808c:	bf00      	nop
 800808e:	371c      	adds	r7, #28
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008098:	b480      	push	{r7}
 800809a:	b087      	sub	sp, #28
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	f003 031f 	and.w	r3, r3, #31
 80080aa:	2201      	movs	r2, #1
 80080ac:	fa02 f303 	lsl.w	r3, r2, r3
 80080b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6a1a      	ldr	r2, [r3, #32]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	43db      	mvns	r3, r3
 80080ba:	401a      	ands	r2, r3
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6a1a      	ldr	r2, [r3, #32]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f003 031f 	and.w	r3, r3, #31
 80080ca:	6879      	ldr	r1, [r7, #4]
 80080cc:	fa01 f303 	lsl.w	r3, r1, r3
 80080d0:	431a      	orrs	r2, r3
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	621a      	str	r2, [r3, #32]
}
 80080d6:	bf00      	nop
 80080d8:	371c      	adds	r7, #28
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
	...

080080e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e05a      	b.n	80081b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2202      	movs	r2, #2
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	4313      	orrs	r3, r2
 800812c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68fa      	ldr	r2, [r7, #12]
 8008134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a21      	ldr	r2, [pc, #132]	; (80081c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d022      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008148:	d01d      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a1d      	ldr	r2, [pc, #116]	; (80081c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d018      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a1b      	ldr	r2, [pc, #108]	; (80081c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d013      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a1a      	ldr	r2, [pc, #104]	; (80081cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d00e      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a18      	ldr	r2, [pc, #96]	; (80081d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d009      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a17      	ldr	r2, [pc, #92]	; (80081d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d004      	beq.n	8008186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a15      	ldr	r2, [pc, #84]	; (80081d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d10c      	bne.n	80081a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800818c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	68ba      	ldr	r2, [r7, #8]
 8008194:	4313      	orrs	r3, r2
 8008196:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3714      	adds	r7, #20
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	40010000 	.word	0x40010000
 80081c4:	40000400 	.word	0x40000400
 80081c8:	40000800 	.word	0x40000800
 80081cc:	40000c00 	.word	0x40000c00
 80081d0:	40010400 	.word	0x40010400
 80081d4:	40014000 	.word	0x40014000
 80081d8:	40001800 	.word	0x40001800

080081dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	4b20      	ldr	r3, [pc, #128]	; (80082a4 <FSMC_NORSRAM_Init+0xa0>)
 8008222:	4013      	ands	r3, r2
 8008224:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800822e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008234:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800823a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008240:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008246:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800824c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008252:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008258:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800825e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008264:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800826a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008270:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	4313      	orrs	r3, r2
 8008276:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	2b08      	cmp	r3, #8
 800827e:	d103      	bne.n	8008288 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008286:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3714      	adds	r7, #20
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	fff00080 	.word	0xfff00080

080082a8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	1c5a      	adds	r2, r3, #1
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082c2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80082ca:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80082d6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80082de:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80082e6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	3b01      	subs	r3, #1
 80082ee:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80082f0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	3b02      	subs	r3, #2
 80082f8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80082fa:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008300:	4313      	orrs	r3, r2
 8008302:	697a      	ldr	r2, [r7, #20]
 8008304:	4313      	orrs	r3, r2
 8008306:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	1c5a      	adds	r2, r3, #1
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6979      	ldr	r1, [r7, #20]
 8008310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	371c      	adds	r7, #28
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
	...

08008324 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008324:	b480      	push	{r7}
 8008326:	b087      	sub	sp, #28
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
 8008330:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008332:	2300      	movs	r3, #0
 8008334:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800833c:	d122      	bne.n	8008384 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008346:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	4b15      	ldr	r3, [pc, #84]	; (80083a0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800834c:	4013      	ands	r3, r2
 800834e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800835a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008362:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800836a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008370:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	4313      	orrs	r3, r2
 8008376:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	6979      	ldr	r1, [r7, #20]
 800837e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008382:	e005      	b.n	8008390 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800838c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008390:	2300      	movs	r3, #0
}
 8008392:	4618      	mov	r0, r3
 8008394:	371c      	adds	r7, #28
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	cff00000 	.word	0xcff00000

080083a4 <__libc_init_array>:
 80083a4:	b570      	push	{r4, r5, r6, lr}
 80083a6:	4d0d      	ldr	r5, [pc, #52]	; (80083dc <__libc_init_array+0x38>)
 80083a8:	4c0d      	ldr	r4, [pc, #52]	; (80083e0 <__libc_init_array+0x3c>)
 80083aa:	1b64      	subs	r4, r4, r5
 80083ac:	10a4      	asrs	r4, r4, #2
 80083ae:	2600      	movs	r6, #0
 80083b0:	42a6      	cmp	r6, r4
 80083b2:	d109      	bne.n	80083c8 <__libc_init_array+0x24>
 80083b4:	4d0b      	ldr	r5, [pc, #44]	; (80083e4 <__libc_init_array+0x40>)
 80083b6:	4c0c      	ldr	r4, [pc, #48]	; (80083e8 <__libc_init_array+0x44>)
 80083b8:	f000 f820 	bl	80083fc <_init>
 80083bc:	1b64      	subs	r4, r4, r5
 80083be:	10a4      	asrs	r4, r4, #2
 80083c0:	2600      	movs	r6, #0
 80083c2:	42a6      	cmp	r6, r4
 80083c4:	d105      	bne.n	80083d2 <__libc_init_array+0x2e>
 80083c6:	bd70      	pop	{r4, r5, r6, pc}
 80083c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80083cc:	4798      	blx	r3
 80083ce:	3601      	adds	r6, #1
 80083d0:	e7ee      	b.n	80083b0 <__libc_init_array+0xc>
 80083d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083d6:	4798      	blx	r3
 80083d8:	3601      	adds	r6, #1
 80083da:	e7f2      	b.n	80083c2 <__libc_init_array+0x1e>
 80083dc:	08008498 	.word	0x08008498
 80083e0:	08008498 	.word	0x08008498
 80083e4:	08008498 	.word	0x08008498
 80083e8:	0800849c 	.word	0x0800849c

080083ec <memset>:
 80083ec:	4402      	add	r2, r0
 80083ee:	4603      	mov	r3, r0
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d100      	bne.n	80083f6 <memset+0xa>
 80083f4:	4770      	bx	lr
 80083f6:	f803 1b01 	strb.w	r1, [r3], #1
 80083fa:	e7f9      	b.n	80083f0 <memset+0x4>

080083fc <_init>:
 80083fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fe:	bf00      	nop
 8008400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008402:	bc08      	pop	{r3}
 8008404:	469e      	mov	lr, r3
 8008406:	4770      	bx	lr

08008408 <_fini>:
 8008408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840a:	bf00      	nop
 800840c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800840e:	bc08      	pop	{r3}
 8008410:	469e      	mov	lr, r3
 8008412:	4770      	bx	lr
