![[Pasted image 20220914102703.png]]

## 异步复位同步释放
[[02同步设计方法#异步复位同步释放]]


![[Pasted image 20220914103914.png]]

有时序为例 但不会metastable 因为不管你看到rstn_async是0还是1 q端还是一样
0---> q=0
1---> q=d=0


![[Pasted image 20220914104204.png]]



## 时钟切换电路

[[02同步设计方法#时钟切换电路]]
![[Pasted image 20220914104740.png]]


![[Pasted image 20220914104940.png]]

只能开启一个电路 并且电路切换时候，会有时间间隔



![[Pasted image 20220914105301.png]]

ck-q有延时 会缩短高电平
![[Pasted image 20220914105448.png]]

这样只会多margin
因为与门不想缩短高电平所以采用下降沿
![[Pasted image 20220914105523.png]]



![[Pasted image 20220914111102.png]]



## 时钟分频
### 偶数
  
![[Pasted image 20220914111723.png]]

![[Pasted image 20220914112303.png]]


### 奇数


![[Pasted image 20220914112410.png]]
![[Pasted image 20220914112912.png]]



![[Pasted image 20220914112439.png]]


![[Pasted image 20220914113014.png]]


![[Pasted image 20220914113110.png]]


![[Pasted image 20220914114202.png]]


![[Pasted image 20220914114303.png]]




![[Pasted image 20220914114703.png]]

