Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  6 11:37:08 2020
| Host         : DESKTOP-GIJDBOU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_demo_dvi_control_sets_placed.rpt
| Design       : display_demo_dvi
| Device       : xc7s15
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              55 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------+---------------------------------------+----------------------------+------------------+----------------+
|  pix_clk_BUFG |                                       |                            |                2 |              3 |
|  pix_clk_BUFG |                                       | display_clocks_inst/AS[0]  |                1 |              3 |
|  pix_clk_BUFG |                                       | display_timings_inst/SR[0] |               11 |             12 |
|  pix_clk_BUFG | display_timings_inst/o_sy[15]_i_1_n_0 | display_timings_inst/rst   |                4 |             16 |
|  v_sync_BUFG  |                                       |                            |               10 |             35 |
|  pix_clk_BUFG |                                       | display_timings_inst/rst   |               19 |             43 |
+---------------+---------------------------------------+----------------------------+------------------+----------------+


