{
  "Top": "ram",
  "RtlTop": "ram",
  "RtlPrefix": "",
  "RtlSubPrefix": "ram_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_str": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_str_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_str": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_str_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "enable": {
      "index": "2",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "enable",
          "name": "enable",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "enable_ap_vld",
          "name": "enable_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top ram -name ram"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ram"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "786"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ram",
    "Version": "1.0",
    "DisplayName": "Ram",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ram_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/ram.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ram_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/ram_image_input.vhd",
      "impl\/vhdl\/ram_regslice_both.vhd",
      "impl\/vhdl\/ram.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ram_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/ram_image_input.v",
      "impl\/verilog\/ram_image_input_ram.dat",
      "impl\/verilog\/ram_regslice_both.v",
      "impl\/verilog\/ram.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/ram_ap_fpext_0_no_dsp_32_ip.tcl"],
    "DesignXml": ".autopilot\/db\/ram.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/CMC\/CNN\/VitisHLS\/RAM\/ram\/solution1\/.debug\/ram.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "ram_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ram_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_str_V:out_str_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "enable": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"enable": "DATA"},
      "ports": ["enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "enable"
        }]
    },
    "in_str_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_str_V_",
      "ports": [
        "in_str_V_TDATA",
        "in_str_V_TREADY",
        "in_str_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_str"
        }]
    },
    "out_str_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_str_V_",
      "ports": [
        "out_str_V_TDATA",
        "out_str_V_TREADY",
        "out_str_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_str"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_str_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_str_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_str_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_str_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_str_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_str_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "enable": {
      "dir": "out",
      "width": "1"
    },
    "enable_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ram"},
    "Info": {"ram": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ram": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "788",
          "LatencyWorst": "789",
          "PipelineIIMin": "787",
          "PipelineIIMax": "790",
          "PipelineII": "787 ~ 790",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.477"
        },
        "Loops": [
          {
            "Name": "input_hardcode",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "output_hardcode",
            "TripCount": "784",
            "Latency": "787",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "312",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2118",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-08 09:54:55 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
