Analysis & Synthesis report for DE2_CCD
Thu May 16 17:06:26 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 12. State Machine - |DE2_CCD|fsm:fsm|State
 13. State Machine - |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 24. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 26. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated
 31. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 35. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 36. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 37. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_004
 38. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_005
 39. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_006
 40. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_007
 41. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_008
 42. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_009
 43. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_010
 44. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_011
 45. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_012
 46. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_013
 47. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_014
 48. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_015
 49. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_016
 50. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_017
 51. Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_018
 52. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller
 53. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001
 56. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2
 59. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 60. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 61. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 62. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 63. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 64. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 65. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 66. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 67. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 68. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 69. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 70. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 71. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 72. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 73. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 74. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 75. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 76. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 77. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 78. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 79. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 80. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 81. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 82. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 83. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 84. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 85. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
 86. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 87. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 88. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 89. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 90. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 91. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 92. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 93. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 94. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 95. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 96. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 97. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 98. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
 99. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
100. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
101. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
102. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
103. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
104. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
105. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
106. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
107. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
108. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
109. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
110. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
111. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
112. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
113. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
114. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
115. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
116. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
117. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
118. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
119. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
120. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
121. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
122. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
123. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
124. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
125. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
126. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
127. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
128. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
129. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
130. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
131. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
132. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
133. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
134. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
135. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
136. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
137. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
138. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
139. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
140. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
141. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
142. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
143. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
144. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
145. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
146. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
147. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
148. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
149. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
150. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
151. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
152. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
153. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
154. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
155. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
156. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
157. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
158. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
159. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
160. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
161. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
162. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
163. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
164. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
165. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
166. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo
167. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo
168. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a
169. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
170. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b
171. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
172. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
173. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram
174. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
175. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
176. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
177. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
178. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
179. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy
180. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
181. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
182. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
183. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
184. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
185. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
186. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
187. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
188. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
189. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
190. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
191. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
192. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
193. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator
194. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator
195. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator
196. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator
197. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator
198. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator
199. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator
200. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator
201. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator
202. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
203. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
204. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
205. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
208. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
209. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
210. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
211. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
212. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
213. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
214. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
216. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
217. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
220. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
222. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
223. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
225. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
226. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
227. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
228. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
229. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
230. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
231. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
232. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
234. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent
235. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor
236. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo
237. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent
238. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor
239. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo
240. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent
241. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor
242. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo
243. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent
244. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor
245. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo
246. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent
247. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
248. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo
249. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent
250. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
251. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo
252. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent
253. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor
254. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo
255. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent
256. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo
258. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent
259. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor
260. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo
261. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_004|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode
266. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_005|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode
267. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_006|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
268. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_007|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
269. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_008|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
270. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_009|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
271. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_010|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
272. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_011|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
273. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_012|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
274. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_013|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
275. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_014|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
276. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_015|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
277. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_016|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
278. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_017|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
279. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_018|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
280. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_019|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
281. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_020|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode
282. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
283. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
284. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
285. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
286. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
287. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
288. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
289. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
290. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
291. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
292. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
293. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
294. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
295. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
296. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
297. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
298. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
299. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
300. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
301. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
302. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
303. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
304. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
305. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
306. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
307. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
308. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
309. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
310. Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
311. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller
312. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
313. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
314. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001
315. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
316. Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
317. Parameter Settings for User Entity Instance: ball:b
318. Parameter Settings for User Entity Instance: VGA_Controller:u1
319. Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component
320. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
321. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component
322. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
323. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
324. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
325. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
326. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
327. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
328. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
329. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
330. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
331. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
332. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
333. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
334. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component
335. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component
336. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component
337. Parameter Settings for Inferred Entity Instance: ball:b|lpm_mult:Mult0
338. Parameter Settings for Inferred Entity Instance: ball:b|lpm_mult:Mult1
339. scfifo Parameter Settings by Entity Instance
340. dcfifo Parameter Settings by Entity Instance
341. altsyncram Parameter Settings by Entity Instance
342. altshift_taps Parameter Settings by Entity Instance
343. altpll Parameter Settings by Entity Instance
344. lpm_mult Parameter Settings by Entity Instance
345. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"
346. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"
347. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"
348. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
349. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"
350. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"
351. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"
352. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"
353. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"
354. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"
355. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
356. Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"
357. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
358. Port Connectivity Checks: "Sdram_Control_4Port:u6"
359. Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"
360. Port Connectivity Checks: "CCD_Capture:u3"
361. Port Connectivity Checks: "VGA_Controller:u1"
362. Port Connectivity Checks: "threshold_checker:tc"
363. Port Connectivity Checks: "tracker:track"
364. Port Connectivity Checks: "color_mapper:cm"
365. Port Connectivity Checks: "hpi_io_intf:hpi_io_inst"
366. Port Connectivity Checks: "fsm:fsm"
367. Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
368. Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller_001"
369. Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
370. Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller"
371. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
372. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
373. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
374. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode"
375. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode"
376. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode"
377. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode"
378. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo"
379. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent"
380. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo"
381. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent"
382. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo"
383. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent"
384. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo"
385. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent"
386. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo"
387. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent"
388. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo"
389. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent"
390. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo"
391. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent"
392. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo"
393. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent"
394. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo"
395. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent"
396. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
397. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
398. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
399. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
400. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
401. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
402. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
403. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
404. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
405. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
406. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
407. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
408. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
409. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
410. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
411. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
412. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
413. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
414. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
415. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
416. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
417. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
418. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator"
419. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator"
420. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator"
421. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator"
422. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator"
423. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator"
424. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator"
425. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator"
426. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator"
427. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
428. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
429. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
430. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
431. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
432. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
433. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
434. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
435. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
436. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
437. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
438. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
439. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0"
440. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy"
441. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
442. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
443. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib"
444. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
445. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode:on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
446. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace"
447. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk"
448. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk"
449. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug"
450. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci"
451. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_test_bench:the_on_chip_fsm_nios2_gen2_0_cpu_test_bench"
452. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0"
453. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic"
454. Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0"
455. Port Connectivity Checks: "on_chip_fsm:soc"
456. Post-Synthesis Netlist Statistics for Top Partition
457. Elapsed Time Per Partition
458. Analysis & Synthesis Messages
459. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 17:06:26 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_CCD                                     ;
; Top-level Entity Name              ; DE2_CCD                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,762                                       ;
;     Total combinational functions  ; 3,836                                       ;
;     Dedicated logic registers      ; 2,615                                       ;
; Total registers                    ; 2615                                        ;
; Total pins                         ; 241                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 919,288                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                      ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                      ; Library     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v                                                                 ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v                                          ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v                                        ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv                                          ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v                                    ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v                  ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv                       ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv                           ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv                     ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv                         ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv                       ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv                           ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv                     ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv                         ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv                        ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv                        ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv                        ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv                            ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv                                      ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv                                 ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v                                         ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v                                         ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v                                      ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v                                     ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v                                         ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v                                     ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v                     ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v                          ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v                                              ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v                                          ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v                                      ; on_chip_fsm ;
; usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v                                                 ; on_chip_fsm ;
; usb_nios_ball/fsm.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv                                                                                              ;             ;
; usb_nios_ball/hpi_io_intf.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/hpi_io_intf.sv                                                                                      ;             ;
; usb_nios_ball/ball.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv                                                                                             ;             ;
; Sdram_Control_4Port/Sdram_Params.h                                                                                ; yes             ; User File                                    ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Params.h                                                                                ;             ;
; VGA_Param.h                                                                                                       ; yes             ; User File                                    ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Param.h                                                                                                       ;             ;
; VGA_Controller.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v                                                                                                  ;             ;
; DE2_CCD.v                                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v                                                                                                         ;             ;
; I2C_CCD_Config.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v                                                                                                  ;             ;
; I2C_Controller.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v                                                                                                  ;             ;
; Reset_Delay.v                                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Reset_Delay.v                                                                                                     ;             ;
; SEG7_LUT.v                                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT.v                                                                                                        ;             ;
; SEG7_LUT_8.v                                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT_8.v                                                                                                      ;             ;
; Sdram_Control_4Port/command.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v                                                                                     ;             ;
; Sdram_Control_4Port/control_interface.v                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v                                                                           ;             ;
; Sdram_Control_4Port/sdr_data_path.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v                                                                               ;             ;
; Sdram_Control_4Port/Sdram_Control_4Port.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v                                                                         ;             ;
; RAW2RGB.v                                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/RAW2RGB.v                                                                                                         ;             ;
; CCD_Capture.v                                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v                                                                                                     ;             ;
; Mirror_Col.v                                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v                                                                                                      ;             ;
; my_Line_Buffer.v                                                                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v                                                                                                  ;             ;
; my_Stack_RAM.v                                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v                                                                                                    ;             ;
; Sdram_Control_4Port/my_Sdram_RD_FIFO.v                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v                                                                            ;             ;
; Sdram_Control_4Port/my_Sdram_WR_FIFO.v                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v                                                                            ;             ;
; Sdram_Control_4Port/my_Sdram_PLL.v                                                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v                                                                                ;             ;
; color_mapper.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv                                                                                                   ;             ;
; usb_nios_ball/tracker.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv                                                                                          ;             ;
; scfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                 ;             ;
; a_regfifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                              ;             ;
; a_dpfifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                               ;             ;
; a_i2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                               ;             ;
; a_fffifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                               ;             ;
; a_f2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                               ;             ;
; aglobal180.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                                             ;             ;
; db/scfifo_jr21.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/scfifo_jr21.tdf                                                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf                                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_fefifo_7cf.tdf                                                                                               ;             ;
; db/cntr_do7.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_do7.tdf                                                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_nio1.tdf                                                                                            ;             ;
; db/cntr_1ob.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_1ob.tdf                                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                          ;             ;
; altsyncram.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                             ;             ;
; stratix_ram_block.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                      ;             ;
; lpm_mux.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                ;             ;
; lpm_decode.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                             ;             ;
; a_rdenreg.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                              ;             ;
; altrom.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                                 ;             ;
; altram.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                                                 ;             ;
; altdpram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                               ;             ;
; db/altsyncram_6mc1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_6mc1.tdf                                                                                            ;             ;
; altera_std_synchronizer.v                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                  ;             ;
; db/altsyncram_ac71.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ac71.tdf                                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                   ;             ;
; db/altsyncram_ndd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf                                                                                            ;             ;
; db/decode_msa.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/decode_msa.tdf                                                                                                 ;             ;
; db/mux_job.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mux_job.tdf                                                                                                    ;             ;
; altshift_taps.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                          ;             ;
; lpm_counter.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                            ;             ;
; lpm_compare.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                            ;             ;
; lpm_constant.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                           ;             ;
; db/shift_taps_1uv.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf                                                                                             ;             ;
; db/altsyncram_jma1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_jma1.tdf                                                                                            ;             ;
; db/cntr_lvf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_lvf.tdf                                                                                                   ;             ;
; db/cmpr_8ic.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_8ic.tdf                                                                                                   ;             ;
; altpll.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                 ;             ;
; stratix_pll.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                            ;             ;
; stratixii_pll.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                          ;             ;
; cycloneii_pll.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                          ;             ;
; db/my_sdram_pll_altpll.v                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/my_sdram_pll_altpll.v                                                                                          ;             ;
; dcfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                 ;             ;
; lpm_add_sub.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                            ;             ;
; a_graycounter.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                          ;             ;
; a_fefifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                               ;             ;
; a_gray2bin.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                             ;             ;
; dffpipe.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                ;             ;
; alt_sync_fifo.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                          ;             ;
; altsyncram_fifo.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                        ;             ;
; db/dcfifo_klp1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf                                                                                                ;             ;
; db/a_gray2bin_6ib.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_6ib.tdf                                                                                             ;             ;
; db/a_graycounter_577.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_577.tdf                                                                                          ;             ;
; db/a_graycounter_1lc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_1lc.tdf                                                                                          ;             ;
; db/altsyncram_lr81.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf                                                                                            ;             ;
; db/dffpipe_oe9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_oe9.tdf                                                                                                ;             ;
; db/alt_synch_pipe_8pl.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_8pl.tdf                                                                                         ;             ;
; db/dffpipe_pe9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_pe9.tdf                                                                                                ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_9pl.tdf                                                                                         ;             ;
; db/dffpipe_qe9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_qe9.tdf                                                                                                ;             ;
; db/cmpr_n76.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_n76.tdf                                                                                                   ;             ;
; db/dcfifo_ssp1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf                                                                                                ;             ;
; db/a_gray2bin_7ib.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_7ib.tdf                                                                                             ;             ;
; db/a_graycounter_677.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_677.tdf                                                                                          ;             ;
; db/a_graycounter_2lc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_2lc.tdf                                                                                          ;             ;
; db/altsyncram_5u81.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf                                                                                            ;             ;
; db/dffpipe_re9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_re9.tdf                                                                                                ;             ;
; db/alt_synch_pipe_apl.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_apl.tdf                                                                                         ;             ;
; db/dffpipe_se9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_se9.tdf                                                                                                ;             ;
; db/alt_synch_pipe_bpl.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_bpl.tdf                                                                                         ;             ;
; db/dffpipe_te9.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_te9.tdf                                                                                                ;             ;
; db/cmpr_o76.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_o76.tdf                                                                                                   ;             ;
; db/altsyncram_pgp1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_pgp1.tdf                                                                                            ;             ;
; sld_hub.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                ; altera_sld  ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/alt_sld_fab.v                                                                                   ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                             ;             ;
; lpm_mult.tdf                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                               ;             ;
; multcore.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                               ;             ;
; bypassff.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                               ;             ;
; altshift.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                               ;             ;
; db/mult_p5t.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mult_p5t.tdf                                                                                                   ;             ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,762          ;
;                                             ;                ;
; Total combinational functions               ; 3836           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1911           ;
;     -- 3 input functions                    ; 1096           ;
;     -- <=2 input functions                  ; 829            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3263           ;
;     -- arithmetic mode                      ; 573            ;
;                                             ;                ;
; Total registers                             ; 2615           ;
;     -- Dedicated logic registers            ; 2615           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 241            ;
; Total memory bits                           ; 919288         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1643           ;
; Total fan-out                               ; 28046          ;
; Average fan-out                             ; 3.80           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |DE2_CCD                                                                                                                                ; 3836 (34)           ; 2615 (13)                 ; 919288      ; 4            ; 0       ; 2         ; 241  ; 0            ; |DE2_CCD                                                                                                                                                                                                                                                                                                                                                                                                                                         ; DE2_CCD                                             ; work         ;
;    |CCD_Capture:u3|                                                                                                                     ; 39 (39)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                                                                                                                          ; CCD_Capture                                         ; work         ;
;    |I2C_CCD_Config:u7|                                                                                                                  ; 142 (96)            ; 67 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                                                                                                                                                                                                                                                                                                       ; I2C_CCD_Config                                      ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                                                                                     ; I2C_Controller                                      ; work         ;
;    |Mirror_Col:u8|                                                                                                                      ; 20 (20)             ; 11 (11)                   ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mirror_Col                                          ; work         ;
;       |my_Stack_RAM:comb_130|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                                                                                                                                                                                                                                                                                                                                                                                                     ; my_Stack_RAM                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                          ; work         ;
;             |altsyncram_pgp1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_pgp1                                     ; work         ;
;       |my_Stack_RAM:comb_62|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                                                                                                                                                                                                                                                                                                                                                                                                      ; my_Stack_RAM                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                          ; work         ;
;             |altsyncram_pgp1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_pgp1                                     ; work         ;
;       |my_Stack_RAM:comb_96|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                                                                                                                                                                                                                                                                                                                                                                                                      ; my_Stack_RAM                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                          ; work         ;
;             |altsyncram_pgp1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_pgp1                                     ; work         ;
;    |RAW2RGB:u4|                                                                                                                         ; 88 (72)             ; 62 (51)                   ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                                                                                                                              ; RAW2RGB                                             ; work         ;
;       |my_Line_Buffer:u0|                                                                                                               ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                                                                                                                                                                                                                                                                                                                                                                                                            ; my_Line_Buffer                                      ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                        ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                                                                                                      ; altshift_taps                                       ; work         ;
;             |shift_taps_1uv:auto_generated|                                                                                             ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated                                                                                                                                                                                                                                                                                                                                        ; shift_taps_1uv                                      ; work         ;
;                |altsyncram_jma1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2                                                                                                                                                                                                                                                                                                            ; altsyncram_jma1                                     ; work         ;
;                |cntr_lvf:cntr1|                                                                                                         ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1                                                                                                                                                                                                                                                                                                                         ; cntr_lvf                                            ; work         ;
;                   |cmpr_8ic:cmpr4|                                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                                                                                                                                                                                                                                                                                                          ; cmpr_8ic                                            ; work         ;
;    |Reset_Delay:u2|                                                                                                                     ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                                                                                                                          ; Reset_Delay                                         ; work         ;
;    |SEG7_LUT_8:u5|                                                                                                                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5                                                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT_8                                          ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u6|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;       |SEG7_LUT:u7|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                                                                                                                                                                                                                                                                               ; SEG7_LUT                                            ; work         ;
;    |Sdram_Control_4Port:u6|                                                                                                             ; 699 (226)           ; 721 (136)                 ; 44064       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                                                                                                                                                                                                                                                                                                                  ; Sdram_Control_4Port                                 ; work         ;
;       |command:command1|                                                                                                                ; 61 (61)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                                                                                                                                                                                                                                                                                                 ; command                                             ; work         ;
;       |control_interface:control1|                                                                                                      ; 64 (64)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                                                                                                                                                                                                                                                                                       ; control_interface                                   ; work         ;
;       |my_Sdram_PLL:sdram_pll1|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1                                                                                                                                                                                                                                                                                                                                                                                          ; my_Sdram_PLL                                        ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                  ; altpll                                              ; work         ;
;             |my_Sdram_PLL_altpll:auto_generated|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                               ; my_Sdram_PLL_altpll                                 ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo1|                                                                                                     ; 90 (0)              ; 125 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                                                                                                      ; my_Sdram_RD_FIFO                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 90 (0)              ; 125 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                              ; dcfifo                                              ; work         ;
;             |dcfifo_ssp1:auto_generated|                                                                                                ; 90 (14)             ; 125 (33)                  ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                                                                                                                                                                                                                                                                                                   ; dcfifo_ssp1                                         ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                   ; a_gray2bin_7ib                                      ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                   ; a_gray2bin_7ib                                      ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                                                                                       ; a_graycounter_2lc                                   ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                                                                                       ; a_graycounter_677                                   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_apl                                  ; work         ;
;                   |dffpipe_se9:dffpipe13|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13                                                                                                                                                                                                                                                                                  ; dffpipe_se9                                         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                                  ; work         ;
;                   |dffpipe_te9:dffpipe16|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16                                                                                                                                                                                                                                                                                  ; dffpipe_te9                                         ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                                                                                                                          ; altsyncram_5u81                                     ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                          ; cmpr_o76                                            ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                           ; cmpr_o76                                            ; work         ;
;                |dffpipe_re9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                                                                                                                                                ; dffpipe_re9                                         ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                                                                                                                                                ; dffpipe_re9                                         ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo2|                                                                                                     ; 92 (0)              ; 125 (0)                   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                                                                                                                                                                                      ; my_Sdram_RD_FIFO                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 92 (0)              ; 125 (0)                   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                              ; dcfifo                                              ; work         ;
;             |dcfifo_ssp1:auto_generated|                                                                                                ; 92 (17)             ; 125 (33)                  ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                                                                                                                                                                                                                                                                                                   ; dcfifo_ssp1                                         ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                   ; a_gray2bin_7ib                                      ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                   ; a_gray2bin_7ib                                      ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                                                                                       ; a_graycounter_2lc                                   ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                                                                                       ; a_graycounter_677                                   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_apl                                  ; work         ;
;                   |dffpipe_se9:dffpipe13|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13                                                                                                                                                                                                                                                                                  ; dffpipe_se9                                         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                                  ; work         ;
;                   |dffpipe_te9:dffpipe16|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16                                                                                                                                                                                                                                                                                  ; dffpipe_te9                                         ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                                                                                                                          ; altsyncram_5u81                                     ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                          ; cmpr_o76                                            ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                           ; cmpr_o76                                            ; work         ;
;                |dffpipe_re9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                                                                                                                                                ; dffpipe_re9                                         ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                                                                                                                                                ; dffpipe_re9                                         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo1|                                                                                                    ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                                                     ; my_Sdram_WR_FIFO                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                             ; dcfifo                                              ; work         ;
;             |dcfifo_klp1:auto_generated|                                                                                                ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; dcfifo_klp1                                         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                  ; a_gray2bin_6ib                                      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                  ; a_gray2bin_6ib                                      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                                                                                      ; a_graycounter_1lc                                   ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                                                                                                      ; a_graycounter_577                                   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_8pl                                  ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                                                                                                 ; dffpipe_pe9                                         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_9pl                                  ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work         ;
;                |altsyncram_lr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                                                                                                                                                                                                                                                                                                         ; altsyncram_lr81                                     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                         ; cmpr_n76                                            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                          ; cmpr_n76                                            ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                                                                                                               ; dffpipe_oe9                                         ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                                                                                                               ; dffpipe_oe9                                         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo2|                                                                                                    ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                                                                                                                                                                                     ; my_Sdram_WR_FIFO                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                             ; dcfifo                                              ; work         ;
;             |dcfifo_klp1:auto_generated|                                                                                                ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; dcfifo_klp1                                         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                  ; a_gray2bin_6ib                                      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                  ; a_gray2bin_6ib                                      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                                                                                      ; a_graycounter_1lc                                   ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                                                                                                      ; a_graycounter_577                                   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_8pl                                  ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                                                                                                 ; dffpipe_pe9                                         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_9pl                                  ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work         ;
;                |altsyncram_lr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                                                                                                                                                                                                                                                                                                         ; altsyncram_lr81                                     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                         ; cmpr_n76                                            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                          ; cmpr_n76                                            ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                                                                                                               ; dffpipe_oe9                                         ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                                                                                                               ; dffpipe_oe9                                         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo4|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4                                                                                                                                                                                                                                                                                                                                                                                     ; my_Sdram_WR_FIFO                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                             ; dcfifo                                              ; work         ;
;             |dcfifo_klp1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; dcfifo_klp1                                         ; work         ;
;                |altsyncram_lr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                                                                                                                                                                                                                                                                                                         ; altsyncram_lr81                                     ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 73 (73)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                                                                                                                       ; VGA_Controller                                      ; work         ;
;    |ball:b|                                                                                                                             ; 56 (56)             ; 22 (22)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_CCD|ball:b                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ball                                                ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|ball:b|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                            ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|ball:b|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                                           ; mult_p5t                                            ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|ball:b|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                            ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|ball:b|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                                           ; mult_p5t                                            ; work         ;
;    |color_mapper:cm|                                                                                                                    ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|color_mapper:cm                                                                                                                                                                                                                                                                                                                                                                                                                         ; color_mapper                                        ; work         ;
;    |fsm:fsm|                                                                                                                            ; 29 (29)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|fsm:fsm                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fsm                                                 ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 0 (0)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; hpi_io_intf                                         ; work         ;
;    |on_chip_fsm:soc|                                                                                                                    ; 2054 (0)            ; 1331 (0)                  ; 830464      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc                                                                                                                                                                                                                                                                                                                                                                                                                         ; on_chip_fsm                                         ; on_chip_fsm  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; on_chip_fsm  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; on_chip_fsm  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; on_chip_fsm  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; on_chip_fsm  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; on_chip_fsm  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; on_chip_fsm  ;
;       |on_chip_fsm_blue:blue|                                                                                                           ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:blue                                                                                                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_blue                                    ; on_chip_fsm  ;
;       |on_chip_fsm_blue:exposure|                                                                                                       ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:exposure                                                                                                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_blue                                    ; on_chip_fsm  ;
;       |on_chip_fsm_blue:green1|                                                                                                         ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:green1                                                                                                                                                                                                                                                                                                                                                                                                 ; on_chip_fsm_blue                                    ; on_chip_fsm  ;
;       |on_chip_fsm_blue:green2|                                                                                                         ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:green2                                                                                                                                                                                                                                                                                                                                                                                                 ; on_chip_fsm_blue                                    ; on_chip_fsm  ;
;       |on_chip_fsm_blue:red|                                                                                                            ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:red                                                                                                                                                                                                                                                                                                                                                                                                    ; on_chip_fsm_blue                                    ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:calibrate_start|                                                                                     ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:calibrate_start                                                                                                                                                                                                                                                                                                                                                                             ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:mouse_click|                                                                                         ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:mouse_click                                                                                                                                                                                                                                                                                                                                                                                 ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:otg_hpi_cs|                                                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                  ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:otg_hpi_reset|                                                                                       ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:otg_hpi_r|                                                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_calibrate_start:otg_hpi_w|                                                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_calibrate_start                         ; on_chip_fsm  ;
;       |on_chip_fsm_jtag_uart_0:jtag_uart_0|                                                                                             ; 143 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                     ; on_chip_fsm_jtag_uart_0                             ; on_chip_fsm  ;
;          |alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|                                                                  ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                   ; work         ;
;          |on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_jtag_uart_0_scfifo_r                    ; on_chip_fsm  ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                     ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                          ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                            ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                  ; cntr_1ob                                            ; work         ;
;          |on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_jtag_uart_0_scfifo_w                    ; on_chip_fsm  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                     ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                          ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                            ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                  ; cntr_1ob                                            ; work         ;
;       |on_chip_fsm_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 622 (0)             ; 384 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; on_chip_fsm_mm_interconnect_0                       ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|                                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; on_chip_fsm  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; on_chip_fsm  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; on_chip_fsm  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; on_chip_fsm  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; on_chip_fsm  ;
;          |altera_merlin_slave_agent:calibrate_start_s1_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; on_chip_fsm  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; on_chip_fsm  ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:blue_s1_translator|                                                                            ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:calibrate_start_s1_translator|                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:exposure_s1_translator|                                                                        ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:green1_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:green2_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:mouse_click_s1_translator|                                                                     ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:mouse_x_s1_translator|                                                                         ; 7 (7)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:mouse_y_s1_translator|                                                                         ; 5 (5)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:red_s1_translator|                                                                             ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; on_chip_fsm_mm_interconnect_0_cmd_demux             ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_mm_interconnect_0_cmd_demux_001         ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 14 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_mm_interconnect_0_cmd_mux_001           ; on_chip_fsm  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                        ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_mm_interconnect_0_cmd_mux_001           ; on_chip_fsm  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                        ; 62 (57)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_mm_interconnect_0_cmd_mux_001           ; on_chip_fsm  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_router:router|                                                                                  ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; on_chip_fsm_mm_interconnect_0_router                ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_router_001:router_001|                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; on_chip_fsm_mm_interconnect_0_router_001            ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_mm_interconnect_0_rsp_demux_001         ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_mm_interconnect_0_rsp_demux_001         ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                               ; on_chip_fsm_mm_interconnect_0_rsp_demux_001         ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 193 (193)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; on_chip_fsm_mm_interconnect_0_rsp_mux               ; on_chip_fsm  ;
;          |on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_mm_interconnect_0_rsp_mux_001           ; on_chip_fsm  ;
;       |on_chip_fsm_mouse_x:mouse_x|                                                                                                     ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mouse_x:mouse_x                                                                                                                                                                                                                                                                                                                                                                                             ; on_chip_fsm_mouse_x                                 ; on_chip_fsm  ;
;       |on_chip_fsm_mouse_x:mouse_y|                                                                                                     ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mouse_x:mouse_y                                                                                                                                                                                                                                                                                                                                                                                             ; on_chip_fsm_mouse_x                                 ; on_chip_fsm  ;
;       |on_chip_fsm_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 962 (0)             ; 576 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_nios2_gen2_0                            ; on_chip_fsm  ;
;          |on_chip_fsm_nios2_gen2_0_cpu:cpu|                                                                                             ; 962 (674)           ; 576 (307)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; on_chip_fsm_nios2_gen2_0_cpu                        ; on_chip_fsm  ;
;             |on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|                                         ; 288 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; on_chip_fsm_nios2_gen2_0_cpu_nios2_oci              ; on_chip_fsm  ;
;                |on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper    ; on_chip_fsm  ;
;                   |on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk     ; on_chip_fsm  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|                       ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck                                                            ; on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck        ; on_chip_fsm  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg       ; on_chip_fsm  ;
;                |on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break        ; on_chip_fsm  ;
;                |on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug        ; on_chip_fsm  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|                                ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem           ; on_chip_fsm  ;
;                   |on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module   ; on_chip_fsm  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                     ; work         ;
;             |on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module ; on_chip_fsm  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;             |on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module ; on_chip_fsm  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;       |on_chip_fsm_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 70 (2)              ; 2 (0)                     ; 819200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; on_chip_fsm_onchip_memory2_0                        ; on_chip_fsm  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 819200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_ndd1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 819200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_ndd1                                     ; work         ;
;                |decode_msa:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                                                                               ; decode_msa                                          ; work         ;
;                |mux_job:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                                                                                     ; mux_job                                             ; work         ;
;       |on_chip_fsm_otg_hpi_address:otg_hpi_address|                                                                                     ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                             ; on_chip_fsm_otg_hpi_address                         ; on_chip_fsm  ;
;       |on_chip_fsm_otg_hpi_data:otg_hpi_data|                                                                                           ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                                   ; on_chip_fsm_otg_hpi_data                            ; on_chip_fsm  ;
;    |register12:bottomRightX|                                                                                                            ; 10 (10)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|register12:bottomRightX                                                                                                                                                                                                                                                                                                                                                                                                                 ; register12                                          ; work         ;
;    |register12:bottomRightY|                                                                                                            ; 11 (11)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|register12:bottomRightY                                                                                                                                                                                                                                                                                                                                                                                                                 ; register12                                          ; work         ;
;    |register12:topLeftX|                                                                                                                ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|register12:topLeftX                                                                                                                                                                                                                                                                                                                                                                                                                     ; register12                                          ; work         ;
;    |register12:topLeftY|                                                                                                                ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|register12:topLeftY                                                                                                                                                                                                                                                                                                                                                                                                                     ; register12                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                     ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                        ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                              ; sld_shadow_jsm                                      ; altera_sld   ;
;    |threshold_checker:tc|                                                                                                               ; 86 (86)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|threshold_checker:tc                                                                                                                                                                                                                                                                                                                                                                                                                    ; threshold_checker                                   ; work         ;
;    |tracker:track|                                                                                                                      ; 134 (134)           ; 121 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|tracker:track                                                                                                                                                                                                                                                                                                                                                                                                                           ; tracker                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None ;
; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                           ; M9K  ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 25600        ; 32           ; --           ; --           ; 819200 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                        ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_CCD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                        ;
; N/A    ; Qsys                            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc                                                                                                                                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:blue                                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:calibrate_start                                                                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:exposure                                                                                                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:green1                                                                                                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:green2                                                                                                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_irq_mapper               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_irq_mapper:irq_mapper                                                                                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_jtag_uart         ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_mm_interconnect          ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent                                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo                                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent                                                                                                                                                  ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo                                                                                                                                                    ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent                                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo                                                                                                                                                      ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent                                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo                                                                                                                                                      ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                  ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent                                                                                                                                                      ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator                                                                                                                                            ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent                                                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo                                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator                                                                                                                                                ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent                                                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo                                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator                                                                                                                                                ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                    ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                            ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                  ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                  ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                    ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                        ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent                                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator                                                                                                                                                    ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_004                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_005                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_006                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_007                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_008                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_009                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_010                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_011                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_012                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_013                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_014                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_015                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_016                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_017                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_018                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_019                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_020                                                                                                                                                 ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                   ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                     ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:mouse_click                                                                                                                                                                                                             ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mouse_x:mouse_x                                                                                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mouse_x:mouse_y                                                                                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_nios2_gen2               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_nios2_gen2_unit          ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu                                                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_onchip_memory2    ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                       ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                         ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_cs                                                                                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_r                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_reset                                                                                                                                                                                                           ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_calibrate_start:otg_hpi_w                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_blue:red                                                                                                                                                                                                                                ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_reset_controller         ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_reset_controller         ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; altera_avalon_sysid_qsys        ; 18.0    ; N/A          ; N/A          ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                               ; usb_nios_ball/on_chip_fsm.qsys         ;
; Altera ; Shift register (RAM-based)      ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                                                                                                                                                                                                                                        ; my_Line_Buffer.v                       ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3                                                                                                                                                                                                                  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4                                                                                                                                                                                                                  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; ALTPLL                          ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1                                                                                                                                                                                                                      ; Sdram_Control_4Port/my_Sdram_PLL.v     ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3                                                                                                                                                                                                                 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4                                                                                                                                                                                                                 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; RAM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                                                                                                                                                                                                                                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                                                                                                                                                                                                                                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                                                                                                                                                                                                                                 ; my_Stack_RAM.v                         ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CCD|fsm:fsm|State                                                                 ;
+----------------+-------------+--------------+----------------+--------------+-----------+--------------+
; Name           ; State.Track ; State.Click2 ; State.Click1_1 ; State.Click1 ; State.Cal ; State.SetCam ;
+----------------+-------------+--------------+----------------+--------------+-----------+--------------+
; State.SetCam   ; 0           ; 0            ; 0              ; 0            ; 0         ; 0            ;
; State.Cal      ; 0           ; 0            ; 0              ; 0            ; 1         ; 1            ;
; State.Click1   ; 0           ; 0            ; 0              ; 1            ; 0         ; 1            ;
; State.Click1_1 ; 0           ; 0            ; 1              ; 0            ; 0         ; 1            ;
; State.Click2   ; 0           ; 1            ; 0              ; 0            ; 0         ; 1            ;
; State.Track    ; 1           ; 0            ; 0              ; 0            ; 0         ; 1            ;
+----------------+-------------+--------------+----------------+--------------+-----------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 221                                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[0..8]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[0..8]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[0..8]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[0..8]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|rdptr_g[0..10]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|rdptr_g[0..10]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,5..11,14,19..21,24,25,29,31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|CKE                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rWR3_ADDR[0..21]                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rWR4_ADDR[0..21]                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rRD3_ADDR[0..21]                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rRD3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rRD4_ADDR[0..21]                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rRD4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                                                                                                                                                                                                                                                                                    ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                                                                                                                                                                                                                                       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                  ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                  ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                             ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                             ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                        ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..4,12,13,15..18,22,23,26..28]                                                                                                                                                                                                  ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                                                                                                                                                                                                                                                                                      ; Merged with Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                                                                                                                                                                                                                                                                           ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                        ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                             ; Merged with on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                     ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                  ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                  ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                         ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                            ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                           ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                        ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                        ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                                                                                                                                                                                                                                                                           ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                                                                                                                                                                                                                                                                                      ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                          ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                              ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                      ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                             ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                             ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                               ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                 ; Merged with on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                 ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|rRD4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|WR_MASK[2,3]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|RD_MASK[2,3]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0..10]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0..10]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0..8]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0..8]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0..8]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0..8]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; fsm:fsm|State~2                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; fsm:fsm|State~3                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; fsm:fsm|State~4                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; CCD_Capture:u3|Frame_Cont[16..31]                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; CCD_Capture:u3|Y_Cont[1..10]                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1797                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|WR_MASK[3], Sdram_Control_4Port:u6|WR_MASK[2],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|RD_MASK[3], Sdram_Control_4Port:u6|RD_MASK[2],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[10],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[9],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[8],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[7],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[6],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[5],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[4],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[3],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[2],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[1],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[10],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[9],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[8],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[7],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[6],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[5],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[4],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[3],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[2],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[1],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[8],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[7],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[6],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[5],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[4],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[3],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[2],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[1],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[8],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[7],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[6],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[5],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[4],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[3],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[1],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[8],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[7],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[6],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[5],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[4],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[3],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[1],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9,                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9,                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6,                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[1]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[1]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                          ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                          ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                         ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                         ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                                                                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                                                                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                   ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                         ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[10]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[10]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0]                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                       ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                 ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                  ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                             ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                             ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                        ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                            ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                           ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                           ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[21]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[20]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[19]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; Sdram_Control_4Port:u6|rRD3_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; Sdram_Control_4Port:u6|rRD4_ADDR[22]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; Sdram_Control_4Port:u6|CKE                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ;
; on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                         ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                            ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                          ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC                   ; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2615  ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 1739  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1113  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                               ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                               ; 16      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                               ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                               ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                               ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                               ; 11      ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; 39      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                    ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                    ; 7       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                            ; 28      ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                   ; 7       ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                              ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                    ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                    ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                       ; 4       ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; 11      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                         ; 4       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                          ; 2       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                       ; 4       ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                       ; 2       ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                           ; 8       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                   ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                   ; 7       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                   ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                      ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                   ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                      ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                         ; 5       ;
; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                         ; 2       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                      ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                      ; 4       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 59                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|tracker:track|toptempy[7]                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|RAW2RGB:u4|mCCD_R[0]                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|register12:topLeftX|data[10]                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|register12:bottomRightX|data[10]                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|tracker:track|bottomtempx[7]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|X_Cont[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[13]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[17]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|register12:topLeftY|data[9]                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|register12:bottomRightY|data[8]                                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                              ;
; 64:1               ; 8 bits    ; 336 LEs       ; 80 LEs               ; 256 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[4]                                                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[1]                                                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|ST[7]                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|Sdram_Control_4Port:u6|mDATAIN[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE2_CCD|fsm:fsm|State                                                                                                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE2_CCD|fsm:fsm|State                                                                                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE2_CCD|fsm:fsm|State                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 25600                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 25600                ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ndd1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_004|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_005|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_006|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_007|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_008|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_009|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_010|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_011|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_012|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_013|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_014|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_015|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_016|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_017|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_018|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_019|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_020|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:b ;
+----------------+------------+-----------------------+
; Parameter Name ; Value      ; Type                  ;
+----------------+------------+-----------------------+
; Ball_X_Center  ; 0101000000 ; Unsigned Binary       ;
; Ball_Y_Center  ; 0011110000 ; Unsigned Binary       ;
; Ball_X_Min     ; 0000000000 ; Unsigned Binary       ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary       ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary       ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary       ;
; Ball_X_Step    ; 0000000001 ; Unsigned Binary       ;
; Ball_Y_Step    ; 0000000001 ; Unsigned Binary       ;
; Ball_Size      ; 0000000100 ; Unsigned Binary       ;
+----------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                ;
; WIDTH          ; 10             ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_1uv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                          ; Type                                               ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                            ;
; LOCK_HIGH                     ; 1                              ; Untyped                                            ;
; LOCK_LOW                      ; 1                              ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                            ;
; SKIP_VCO                      ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                            ;
; BANDWIDTH                     ; 0                              ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -6000                          ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; VCO_MIN                       ; 0                              ; Untyped                                            ;
; VCO_MAX                       ; 0                              ; Untyped                                            ;
; VCO_CENTER                    ; 0                              ; Untyped                                            ;
; PFD_MIN                       ; 0                              ; Untyped                                            ;
; PFD_MAX                       ; 0                              ; Untyped                                            ;
; M_INITIAL                     ; 0                              ; Untyped                                            ;
; M                             ; 0                              ; Untyped                                            ;
; N                             ; 1                              ; Untyped                                            ;
; M2                            ; 1                              ; Untyped                                            ;
; N2                            ; 1                              ; Untyped                                            ;
; SS                            ; 1                              ; Untyped                                            ;
; C0_HIGH                       ; 0                              ; Untyped                                            ;
; C1_HIGH                       ; 0                              ; Untyped                                            ;
; C2_HIGH                       ; 0                              ; Untyped                                            ;
; C3_HIGH                       ; 0                              ; Untyped                                            ;
; C4_HIGH                       ; 0                              ; Untyped                                            ;
; C5_HIGH                       ; 0                              ; Untyped                                            ;
; C6_HIGH                       ; 0                              ; Untyped                                            ;
; C7_HIGH                       ; 0                              ; Untyped                                            ;
; C8_HIGH                       ; 0                              ; Untyped                                            ;
; C9_HIGH                       ; 0                              ; Untyped                                            ;
; C0_LOW                        ; 0                              ; Untyped                                            ;
; C1_LOW                        ; 0                              ; Untyped                                            ;
; C2_LOW                        ; 0                              ; Untyped                                            ;
; C3_LOW                        ; 0                              ; Untyped                                            ;
; C4_LOW                        ; 0                              ; Untyped                                            ;
; C5_LOW                        ; 0                              ; Untyped                                            ;
; C6_LOW                        ; 0                              ; Untyped                                            ;
; C7_LOW                        ; 0                              ; Untyped                                            ;
; C8_LOW                        ; 0                              ; Untyped                                            ;
; C9_LOW                        ; 0                              ; Untyped                                            ;
; C0_INITIAL                    ; 0                              ; Untyped                                            ;
; C1_INITIAL                    ; 0                              ; Untyped                                            ;
; C2_INITIAL                    ; 0                              ; Untyped                                            ;
; C3_INITIAL                    ; 0                              ; Untyped                                            ;
; C4_INITIAL                    ; 0                              ; Untyped                                            ;
; C5_INITIAL                    ; 0                              ; Untyped                                            ;
; C6_INITIAL                    ; 0                              ; Untyped                                            ;
; C7_INITIAL                    ; 0                              ; Untyped                                            ;
; C8_INITIAL                    ; 0                              ; Untyped                                            ;
; C9_INITIAL                    ; 0                              ; Untyped                                            ;
; C0_MODE                       ; BYPASS                         ; Untyped                                            ;
; C1_MODE                       ; BYPASS                         ; Untyped                                            ;
; C2_MODE                       ; BYPASS                         ; Untyped                                            ;
; C3_MODE                       ; BYPASS                         ; Untyped                                            ;
; C4_MODE                       ; BYPASS                         ; Untyped                                            ;
; C5_MODE                       ; BYPASS                         ; Untyped                                            ;
; C6_MODE                       ; BYPASS                         ; Untyped                                            ;
; C7_MODE                       ; BYPASS                         ; Untyped                                            ;
; C8_MODE                       ; BYPASS                         ; Untyped                                            ;
; C9_MODE                       ; BYPASS                         ; Untyped                                            ;
; C0_PH                         ; 0                              ; Untyped                                            ;
; C1_PH                         ; 0                              ; Untyped                                            ;
; C2_PH                         ; 0                              ; Untyped                                            ;
; C3_PH                         ; 0                              ; Untyped                                            ;
; C4_PH                         ; 0                              ; Untyped                                            ;
; C5_PH                         ; 0                              ; Untyped                                            ;
; C6_PH                         ; 0                              ; Untyped                                            ;
; C7_PH                         ; 0                              ; Untyped                                            ;
; C8_PH                         ; 0                              ; Untyped                                            ;
; C9_PH                         ; 0                              ; Untyped                                            ;
; L0_HIGH                       ; 1                              ; Untyped                                            ;
; L1_HIGH                       ; 1                              ; Untyped                                            ;
; G0_HIGH                       ; 1                              ; Untyped                                            ;
; G1_HIGH                       ; 1                              ; Untyped                                            ;
; G2_HIGH                       ; 1                              ; Untyped                                            ;
; G3_HIGH                       ; 1                              ; Untyped                                            ;
; E0_HIGH                       ; 1                              ; Untyped                                            ;
; E1_HIGH                       ; 1                              ; Untyped                                            ;
; E2_HIGH                       ; 1                              ; Untyped                                            ;
; E3_HIGH                       ; 1                              ; Untyped                                            ;
; L0_LOW                        ; 1                              ; Untyped                                            ;
; L1_LOW                        ; 1                              ; Untyped                                            ;
; G0_LOW                        ; 1                              ; Untyped                                            ;
; G1_LOW                        ; 1                              ; Untyped                                            ;
; G2_LOW                        ; 1                              ; Untyped                                            ;
; G3_LOW                        ; 1                              ; Untyped                                            ;
; E0_LOW                        ; 1                              ; Untyped                                            ;
; E1_LOW                        ; 1                              ; Untyped                                            ;
; E2_LOW                        ; 1                              ; Untyped                                            ;
; E3_LOW                        ; 1                              ; Untyped                                            ;
; L0_INITIAL                    ; 1                              ; Untyped                                            ;
; L1_INITIAL                    ; 1                              ; Untyped                                            ;
; G0_INITIAL                    ; 1                              ; Untyped                                            ;
; G1_INITIAL                    ; 1                              ; Untyped                                            ;
; G2_INITIAL                    ; 1                              ; Untyped                                            ;
; G3_INITIAL                    ; 1                              ; Untyped                                            ;
; E0_INITIAL                    ; 1                              ; Untyped                                            ;
; E1_INITIAL                    ; 1                              ; Untyped                                            ;
; E2_INITIAL                    ; 1                              ; Untyped                                            ;
; E3_INITIAL                    ; 1                              ; Untyped                                            ;
; L0_MODE                       ; BYPASS                         ; Untyped                                            ;
; L1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G0_MODE                       ; BYPASS                         ; Untyped                                            ;
; G1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G2_MODE                       ; BYPASS                         ; Untyped                                            ;
; G3_MODE                       ; BYPASS                         ; Untyped                                            ;
; E0_MODE                       ; BYPASS                         ; Untyped                                            ;
; E1_MODE                       ; BYPASS                         ; Untyped                                            ;
; E2_MODE                       ; BYPASS                         ; Untyped                                            ;
; E3_MODE                       ; BYPASS                         ; Untyped                                            ;
; L0_PH                         ; 0                              ; Untyped                                            ;
; L1_PH                         ; 0                              ; Untyped                                            ;
; G0_PH                         ; 0                              ; Untyped                                            ;
; G1_PH                         ; 0                              ; Untyped                                            ;
; G2_PH                         ; 0                              ; Untyped                                            ;
; G3_PH                         ; 0                              ; Untyped                                            ;
; E0_PH                         ; 0                              ; Untyped                                            ;
; E1_PH                         ; 0                              ; Untyped                                            ;
; E2_PH                         ; 0                              ; Untyped                                            ;
; E3_PH                         ; 0                              ; Untyped                                            ;
; M_PH                          ; 0                              ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; CBXI_PARAMETER                ; my_Sdram_PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                                     ;
+-------------------------------+--------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:b|lpm_mult:Mult0              ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:b|lpm_mult:Mult1              ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                      ;
; Entity Instance            ; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                             ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                           ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 25600                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                  ;
;     -- TAP_DISTANCE        ; 1280                                                               ;
;     -- WIDTH               ; 10                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                ;
+---------------------------------------+-----------------------+
; Name                                  ; Value                 ;
+---------------------------------------+-----------------------+
; Number of entity instances            ; 2                     ;
; Entity Instance                       ; ball:b|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                    ;
;     -- LPM_WIDTHB                     ; 11                    ;
;     -- LPM_WIDTHP                     ; 22                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                    ;
;     -- USE_EAB                        ; OFF                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                    ;
; Entity Instance                       ; ball:b|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                    ;
;     -- LPM_WIDTHB                     ; 11                    ;
;     -- LPM_WIDTHP                     ; 22                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                    ;
;     -- USE_EAB                        ; OFF                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                    ;
+---------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "SA[12..12]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "threshold_checker:tc"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TLX  ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BRX  ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TLY  ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BRY  ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tracker:track"                                                                                                                                                                         ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Tlx      ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Brx      ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Tly      ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Bry      ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Topx     ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Topy     ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Bottomx  ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Bottomy  ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Tracktlx ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Trackbrx ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Tracktly ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; Trackbry ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (12 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:cm"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; topx    ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topy    ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bottomx ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bottomy ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "hpi_io_intf:hpi_io_inst" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; Reset ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm:fsm"                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetTraced ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeTraced ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:calibrate_start_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:calibrate_start_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blue_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blue_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:red_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:red_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green2_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:green1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:green1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exposure_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exposure_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_click_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_click_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_y_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_y_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_x_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_x_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:calibrate_start_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blue_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:red_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green2_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:green1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exposure_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_click_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_y_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_x_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode:on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_test_bench:the_on_chip_fsm_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                       ;
+---------------+--------+----------+-----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                        ;
+---------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic"                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0"                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "on_chip_fsm:soc"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; exposure_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 280                         ;
; cycloneiii_ff         ; 2530                        ;
;     CLR               ; 972                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 76                          ;
;     ENA               ; 357                         ;
;     ENA CLR           ; 536                         ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SCLR          ; 56                          ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 12                          ;
;     SLD               ; 27                          ;
;     plain             ; 302                         ;
; cycloneiii_io_obuf    ; 69                          ;
; cycloneiii_lcell_comb ; 3699                        ;
;     arith             ; 565                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 312                         ;
;         3 data inputs ; 252                         ;
;     normal            ; 3134                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 80                          ;
;         2 data inputs ; 398                         ;
;         3 data inputs ; 809                         ;
;         4 data inputs ; 1837                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 365                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 17:05:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v
    Info (12023): Found entity 1: on_chip_fsm File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv
    Info (12023): Found entity 1: on_chip_fsm_irq_mapper File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_router_003_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: on_chip_fsm_mm_interconnect_0_router_003 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_router_002_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: on_chip_fsm_mm_interconnect_0_router_002 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_router_001_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: on_chip_fsm_mm_interconnect_0_router_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: on_chip_fsm_mm_interconnect_0_router_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: on_chip_fsm_mm_interconnect_0_router File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v
    Info (12023): Found entity 1: on_chip_fsm_sysid_qsys_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v
    Info (12023): Found entity 1: on_chip_fsm_otg_hpi_data File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v
    Info (12023): Found entity 1: on_chip_fsm_otg_hpi_address File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v
    Info (12023): Found entity 1: on_chip_fsm_onchip_memory2_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: on_chip_fsm_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: on_chip_fsm_nios2_gen2_0_cpu File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_test_bench File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v
    Info (12023): Found entity 1: on_chip_fsm_mouse_x File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v
    Info (12023): Found entity 1: on_chip_fsm_jtag_uart_0_sim_scfifo_w File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: on_chip_fsm_jtag_uart_0_scfifo_w File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: on_chip_fsm_jtag_uart_0_sim_scfifo_r File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: on_chip_fsm_jtag_uart_0_scfifo_r File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: on_chip_fsm_jtag_uart_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v
    Info (12023): Found entity 1: on_chip_fsm_calibrate_start File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v
    Info (12023): Found entity 1: on_chip_fsm_blue File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/fsm.sv
    Info (12023): Found entity 1: fsm File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 14
    Info (12023): Found entity 2: register12 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_irq_mapper File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_003_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_003 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_002_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_002 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_001_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_001 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_default_decode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_sysid_qsys_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_otg_hpi_data File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_otg_hpi_address File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_onchip_memory2_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: on_chip_with_keyboard_pio_nios2_gen2_0_cpu File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mouse_x File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_mouse_click File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_w File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_w File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_r File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_r File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: on_chip_with_keyboard_pio_jtag_uart_0 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v
    Info (12023): Found entity 1: on_chip_with_keyboard_pio_blue File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/hpi_io_intf.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file usb_nios_ball/ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga_color_out.sv
    Info (12023): Found entity 1: vga_color_out File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/vga_color_out.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Line_Buffer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Reset_Delay.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT_8.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/RAW2RGB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file my_line_buffer.v
    Info (12023): Found entity 1: my_Line_Buffer File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file my_stack_ram.v
    Info (12023): Found entity 1: my_Stack_RAM File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v
    Info (12023): Found entity 1: my_Sdram_RD_FIFO File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v
    Info (12023): Found entity 1: my_Sdram_WR_FIFO File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v
    Info (12023): Found entity 1: my_Sdram_PLL File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v Line: 40
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(40): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 40
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(41): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 41
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(42): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 42
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(47): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 47
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(54): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 54
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(55): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 55
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(63): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 63
Warning (10229): Verilog HDL Expression warning at color_mapper.sv(69): truncated literal to match 10 bits File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/color_mapper.sv Line: 15
Info (12021): Found 3 design units, including 3 entities, in source file usb_nios_ball/tracker.sv
    Info (12023): Found entity 1: tracker File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv Line: 15
    Info (12023): Found entity 2: threshold_checker File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv Line: 113
    Info (12023): Found entity 3: register10 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv Line: 145
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(148): created implicit net for "SRAM_DQ" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 148
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(75): instance has no name File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v Line: 75
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(83): instance has no name File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v Line: 83
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(91): instance has no name File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v Line: 91
Info (12127): Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(148): object "SRAM_DQ" assigned a value but never read File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(201): object "midX" assigned a value but never read File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(201): object "midY" assigned a value but never read File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 201
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(148): truncated value with size 16 to match size of target (1) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 148
Warning (10034): Output port "LEDG[8]" at DE2_CCD.v(105) has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
Warning (10034): Output port "LEDG[4..3]" at DE2_CCD.v(105) has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.v(133) has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 133
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 241
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/SEG7_LUT_8.v Line: 7
Info (12128): Elaborating entity "on_chip_fsm" for hierarchy "on_chip_fsm:soc" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 326
Info (12128): Elaborating entity "on_chip_fsm_blue" for hierarchy "on_chip_fsm:soc|on_chip_fsm_blue:blue" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 155
Info (12128): Elaborating entity "on_chip_fsm_calibrate_start" for hierarchy "on_chip_fsm:soc|on_chip_fsm_calibrate_start:calibrate_start" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 166
Info (12128): Elaborating entity "on_chip_fsm_jtag_uart_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 212
Info (12128): Elaborating entity "on_chip_fsm_jtag_uart_0_scfifo_w" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_w:the_on_chip_fsm_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "on_chip_fsm_jtag_uart_0_scfifo_r" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|on_chip_fsm_jtag_uart_0_scfifo_r:the_on_chip_fsm_jtag_uart_0_scfifo_r" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "on_chip_fsm:soc|on_chip_fsm_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:on_chip_fsm_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "on_chip_fsm_mouse_x" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mouse_x:mouse_x" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 234
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 274
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_test_bench" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_test_bench:the_on_chip_fsm_nios2_gen2_0_cpu_test_bench" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module:on_chip_fsm_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode:on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem|on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module:on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "on_chip_fsm:soc|on_chip_fsm_nios2_gen2_0:nios2_gen2_0|on_chip_fsm_nios2_gen2_0_cpu:cpu|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:on_chip_fsm_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "on_chip_fsm_onchip_memory2_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 288
Info (12128): Elaborating entity "altsyncram" for hierarchy "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25600"
    Info (12134): Parameter "numwords_a" = "25600"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndd1.tdf
    Info (12023): Found entity 1: altsyncram_ndd1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ndd1" for hierarchy "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|decode_msa:decode3" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mux_job.tdf Line: 22
Info (12128): Elaborating entity "mux_job" for hierarchy "on_chip_fsm:soc|on_chip_fsm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|mux_job:mux2" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_ndd1.tdf Line: 44
Info (12128): Elaborating entity "on_chip_fsm_otg_hpi_address" for hierarchy "on_chip_fsm:soc|on_chip_fsm_otg_hpi_address:otg_hpi_address" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 299
Info (12128): Elaborating entity "on_chip_fsm_otg_hpi_data" for hierarchy "on_chip_fsm:soc|on_chip_fsm_otg_hpi_data:otg_hpi_data" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 322
Info (12128): Elaborating entity "on_chip_fsm_sysid_qsys_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_sysid_qsys_0:sysid_qsys_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 373
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 490
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1360
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1420
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1484
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1548
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1676
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 1740
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 2717
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 2798
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 2882
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 2923
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5189
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_default_decode" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router:router|on_chip_fsm_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv Line: 202
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_001" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5205
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_001_default_decode" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_001:router_001|on_chip_fsm_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv Line: 186
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_002" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5221
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_002_default_decode" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_002:router_002|on_chip_fsm_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_003" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5237
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_router_003_default_decode" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_router_003:router_003|on_chip_fsm_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_cmd_demux" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5634
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_cmd_demux_001" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5663
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_cmd_mux" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5680
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_cmd_mux_001" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 5703
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_rsp_demux" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 6021
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_rsp_demux_001" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 6044
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_rsp_mux" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 6470
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv Line: 582
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_rsp_mux_001" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 6499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_avalon_st_adapter" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v Line: 6528
Info (12128): Elaborating entity "on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "on_chip_fsm:soc|on_chip_fsm_mm_interconnect_0:mm_interconnect_0|on_chip_fsm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "on_chip_fsm_irq_mapper" for hierarchy "on_chip_fsm:soc|on_chip_fsm_irq_mapper:irq_mapper" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 497
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "on_chip_fsm:soc|altera_reset_controller:rst_controller" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 560
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "on_chip_fsm:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "on_chip_fsm:soc|altera_reset_controller:rst_controller_001" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v Line: 623
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:fsm" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 342
Info (12128): Elaborating entity "register12" for hierarchy "register12:topLeftX" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 346
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 370
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:cm" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 391
Info (12128): Elaborating entity "ball" for hierarchy "ball:b" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 404
Info (12128): Elaborating entity "tracker" for hierarchy "tracker:track" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 418
Warning (10034): Output port "writeT" at tracker.sv(24) has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv Line: 24
Warning (10034): Output port "writeB" at tracker.sv(24) has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/tracker.sv Line: 24
Info (12128): Elaborating entity "threshold_checker" for hierarchy "threshold_checker:tc" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 427
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(85): object "gray" assigned a value but never read File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(88): truncated value with size 12 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 88
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 93
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 96
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/VGA_Controller.v Line: 153
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 456
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(40): truncated value with size 32 to match size of target (22) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Reset_Delay.v Line: 40
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 471
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(92): truncated value with size 32 to match size of target (11) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v Line: 92
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(96): truncated value with size 32 to match size of target (11) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/CCD_Capture.v Line: 96
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 484
Info (12128): Elaborating entity "my_Line_Buffer" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/RAW2RGB.v Line: 54
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v Line: 80
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v Line: 80
Info (12133): Instantiated megafunction "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Line_Buffer.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf
    Info (12023): Found entity 1: shift_taps_1uv File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_1uv" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf
    Info (12023): Found entity 1: altsyncram_jma1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_jma1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jma1" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_lvf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/shift_taps_1uv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_8ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cntr_lvf.tdf Line: 90
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 535
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(546): truncated value with size 32 to match size of target (10) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR3_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR4_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD3_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD4_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (12128): Elaborating entity "my_Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 306
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "-6000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v
    Info (12023): Found entity 1: my_Sdram_PLL_altpll File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/my_sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "my_Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 325
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 351
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 360
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "my_Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 374
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf
    Info (12023): Found entity 1: dcfifo_klp1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_klp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf
    Info (12023): Found entity 1: altsyncram_lr81 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lr81" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_klp1.tdf Line: 79
Info (12128): Elaborating entity "my_Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 438
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf
    Info (12023): Found entity 1: dcfifo_ssp1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_ssp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf
    Info (12023): Found entity 1: altsyncram_5u81 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5u81" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/dcfifo_ssp1.tdf Line: 79
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 549
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(61): truncated value with size 32 to match size of target (16) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(109): truncated value with size 32 to match size of target (6) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v Line: 109
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_CCD_Config.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 564
Info (12128): Elaborating entity "my_Stack_RAM" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/Mirror_Col.v Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v Line: 89
Info (12133): Instantiated megafunction "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/my_Stack_RAM.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf
    Info (12023): Found entity 1: altsyncram_pgp1 File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_pgp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgp1" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "topx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "topy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomx[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[11]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
    Warning (12110): Net "bottomy[10]" is missing source, defaulting to GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 200
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.16.17:05:55 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[2]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[3]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[4]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[5]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[6]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[7]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[8]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[9]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[12]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[13]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[14]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[2]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[3]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[4]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[5]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[6]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[7]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[8]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[9]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[12]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[13]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[14]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 521
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 521
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 521
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_5u81.tdf Line: 41
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:b|Mult0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:b|Mult1" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv Line: 77
Info (12130): Elaborated megafunction instantiation "ball:b|lpm_mult:Mult0" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv Line: 77
Info (12133): Instantiated megafunction "ball:b|lpm_mult:Mult0" with the following parameter: File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/ball.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/mult_p5t.tdf Line: 28
Warning (12241): 22 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
Info (13000): Registers with preset signals will power-up high File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[11]~synth" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
    Warning (13010): Node "GPIO_1[14]~synth" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 146
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 105
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 120
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 133
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 140
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 141
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 141
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 142
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 142
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 143
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 143
Info (17049): 474 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (20013): Ignored 24 assignments for entity "LCD_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "on_chip_with_keyboard_pio_blue" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "on_chip_with_keyboard_pio_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "on_chip_with_keyboard_pio_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "on_chip_with_keyboard_pio_mouse_click" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "on_chip_with_keyboard_pio_mouse_x" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "on_chip_with_keyboard_pio_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "on_chip_with_keyboard_pio_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "on_chip_with_keyboard_pio_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "on_chip_with_keyboard_pio_otg_hpi_address" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "on_chip_with_keyboard_pio_otg_hpi_data" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "on_chip_with_keyboard_pio_sysid_qsys_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/db/altsyncram_lr81.tdf Line: 37
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 85
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 129
Info (21057): Implemented 5461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 148 output pins
    Info (21060): Implemented 69 bidirectional pins
    Info (21061): Implemented 4845 logic cells
    Info (21064): Implemented 365 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 344 warnings
    Info: Peak virtual memory: 5040 megabytes
    Info: Processing ended: Thu May 16 17:06:26 2019
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.map.smsg.


