/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [15:0] _02_;
  reg [15:0] _03_;
  wire [9:0] _04_;
  wire [36:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_50z;
  wire [28:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_9z[15] ? celloutsig_0_18z : celloutsig_0_31z[9]);
  assign celloutsig_0_1z = !(in_data[65] ? in_data[48] : in_data[4]);
  assign celloutsig_0_17z = !(celloutsig_0_7z[0] ? celloutsig_0_15z[2] : celloutsig_0_11z);
  assign celloutsig_0_44z = ~celloutsig_0_15z[14];
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_40z = _00_ | celloutsig_0_28z;
  assign celloutsig_0_41z = celloutsig_0_12z[2] | celloutsig_0_4z;
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z[2];
  assign celloutsig_1_18z = celloutsig_1_10z | celloutsig_1_3z;
  assign celloutsig_0_45z = celloutsig_0_22z + { _01_[10:9], celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_40z, celloutsig_0_28z };
  assign celloutsig_0_48z = celloutsig_0_14z[16:11] + celloutsig_0_22z[9:4];
  assign celloutsig_1_0z = in_data[146:140] + in_data[108:102];
  assign celloutsig_1_5z = in_data[114:105] + in_data[183:174];
  assign celloutsig_0_9z = { in_data[19:12], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } + { in_data[22:14], celloutsig_0_3z, celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 16'h0000;
    else _03_ <= _02_;
  reg [9:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 10'h000;
    else _21_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _04_[9:1], _00_ } = _21_;
  reg [36:0] _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 37'h0000000000;
    else _22_ <= { celloutsig_0_15z[14:3], celloutsig_0_9z, celloutsig_0_3z };
  assign { _05_[36], _01_[10:9], _05_[33:26], _02_, _05_[9:0] } = _22_;
  assign celloutsig_0_51z = { celloutsig_0_22z[10:2], celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_48z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_35z } / { 1'h1, _02_[11:0], _05_[9:1], celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_36z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, in_data[83:77] };
  assign celloutsig_0_12z = { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_11z, _04_[9:1], _00_, celloutsig_0_1z, celloutsig_0_11z } / { 1'h1, celloutsig_0_9z[17:3], celloutsig_0_1z, celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_2z = { in_data[53], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_31z = { _04_[8:1], _00_, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_13z } / { 1'h1, celloutsig_0_15z[12:3], celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_7z[2:0], celloutsig_0_5z } > { celloutsig_0_15z[11:6], celloutsig_0_28z };
  assign celloutsig_1_9z = in_data[161:159] > { in_data[115:114], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2:1], celloutsig_0_2z } > celloutsig_0_7z[4:0];
  assign celloutsig_0_16z = celloutsig_0_7z[5:1] > celloutsig_0_12z[4:0];
  assign celloutsig_0_23z = { celloutsig_0_9z[15:10], celloutsig_0_4z, celloutsig_0_16z } > { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_10z = { celloutsig_1_5z[9:6], celloutsig_1_3z, celloutsig_1_4z } <= { in_data[109], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_25z = _04_[4:1] <= { celloutsig_0_15z[12:10], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[178:147] && { in_data[161:151], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[184:169], celloutsig_1_6z } && { celloutsig_1_0z[5:3], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_0z = ! in_data[5:0];
  assign celloutsig_0_30z = celloutsig_0_7z[6:4] || celloutsig_0_3z[3:1];
  assign celloutsig_0_38z = { celloutsig_0_3z[2:0], celloutsig_0_22z } < { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_33z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } < { celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_28z = { _04_[9:1], _00_, celloutsig_0_21z, celloutsig_0_23z } < celloutsig_0_12z[12:1];
  assign celloutsig_0_35z = celloutsig_0_2z[1] & ~(celloutsig_0_25z);
  assign celloutsig_0_13z = _04_[4] & ~(celloutsig_0_10z);
  assign celloutsig_0_18z = celloutsig_0_11z & ~(celloutsig_0_2z[2]);
  assign celloutsig_0_21z = celloutsig_0_12z[0] & ~(celloutsig_0_18z);
  assign celloutsig_0_24z = celloutsig_0_15z[10] & ~(celloutsig_0_5z[1]);
  assign celloutsig_0_14z = - { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_20z = - { celloutsig_0_12z[17:16], celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[85:82] | in_data[83:80];
  assign celloutsig_0_4z = | { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = | in_data[166:150];
  assign celloutsig_0_10z = ^ celloutsig_0_9z[11:3];
  assign celloutsig_0_32z = ^ { celloutsig_0_15z[7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:4], celloutsig_1_2z } >> { celloutsig_1_5z[9:7], celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[189:184], celloutsig_1_5z } >> in_data[187:172];
  assign celloutsig_0_15z = { celloutsig_0_12z[10:5], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_12z[13:7], _04_[9:1], _00_ };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } << { celloutsig_0_3z[1], celloutsig_0_2z };
  assign celloutsig_0_22z = in_data[51:41] << { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_50z = { _03_[9:7], celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_44z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_28z } - in_data[56:35];
  assign _01_[8:0] = { celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_40z, celloutsig_0_28z };
  assign _04_[0] = _00_;
  assign { _05_[35:34], _05_[25:10] } = { _01_[10:9], _02_ };
  assign { out_data[128], out_data[111:96], out_data[53:32], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
