#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug 22 12:17:25 2019
# Process ID: 40456
# Current directory: C:/Users/84646/Desktop/Pmode/Double_camera
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16108 C:\Users\84646\Desktop\Pmode\Double_camera\Pmod_30M.xpr
# Log file: C:/Users/84646/Desktop/Pmode/Double_camera/vivado.log
# Journal file: C:/Users/84646/Desktop/Pmode/Double_camera\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/84646/Desktop/Pmode/pmod_3/Pmod_30M_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 900.363 ; gain = 149.922
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108.dcp' for cell 'u11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'u_frame_buffer'
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108_board.xdc] for cell 'u11/inst'
Finished Parsing XDC File [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108_board.xdc] for cell 'u11/inst'
Parsing XDC File [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108.xdc] for cell 'u11/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1804.469 ; gain = 567.938
Finished Parsing XDC File [c:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108.xdc] for cell 'u11/inst'
Parsing XDC File [C:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc]
Finished Parsing XDC File [C:/Users/84646/Desktop/Pmode/Double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1845.469 ; gain = 929.945
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 12:18:54 2019...
