// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_hw_galois_multiplication (
        ap_ready,
        a,
        b,
        ap_return
);


output   ap_ready;
input  [7:0] a;
input  [1:0] b;
output  [7:0] ap_return;

wire   [0:0] empty_fu_34_p1;
wire   [7:0] shl_ln127_fu_46_p2;
wire   [0:0] tmp_fu_52_p3;
wire   [7:0] xor_ln129_fu_60_p2;
wire   [0:0] tmp_1_fu_74_p3;
wire   [7:0] select_ln128_fu_66_p3;
wire   [7:0] select_ln124_fu_82_p3;
wire   [7:0] p_fu_38_p3;

assign ap_ready = 1'b1;

assign empty_fu_34_p1 = b[0:0];

assign p_fu_38_p3 = ((empty_fu_34_p1[0:0] == 1'b1) ? a : 8'd0);

assign select_ln124_fu_82_p3 = ((tmp_1_fu_74_p3[0:0] == 1'b1) ? select_ln128_fu_66_p3 : 8'd0);

assign select_ln128_fu_66_p3 = ((tmp_fu_52_p3[0:0] == 1'b1) ? xor_ln129_fu_60_p2 : shl_ln127_fu_46_p2);

assign shl_ln127_fu_46_p2 = a << 8'd1;

assign tmp_1_fu_74_p3 = b[32'd1];

assign tmp_fu_52_p3 = a[32'd7];

assign xor_ln129_fu_60_p2 = (shl_ln127_fu_46_p2 ^ 8'd27);

assign ap_return = (select_ln124_fu_82_p3 ^ p_fu_38_p3);

endmodule //Rocca_S_hw_v2_hw_galois_multiplication
