{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622210861977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622210861977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 17:07:41 2021 " "Processing started: Fri May 28 17:07:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622210861977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622210861977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622210861978 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622210862381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 2/mux8to1/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 2/mux8to1/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-LogicFunc " "Found design unit 1: mux8to1-LogicFunc" {  } { { "../mux8to1/mux8to1.vhd" "" { Text "D:/University/Architecture/Project 2/mux8to1/mux8to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862803 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../mux8to1/mux8to1.vhd" "" { Text "D:/University/Architecture/Project 2/mux8to1/mux8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 2/gatedclockdff/gatedclockdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 2/gatedclockdff/gatedclockdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GatedClockDFF-logic " "Found design unit 1: GatedClockDFF-logic" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862805 ""} { "Info" "ISGN_ENTITY_NAME" "1 GatedClockDFF " "Found entity 1: GatedClockDFF" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-logic " "Found design unit 1: regFile-logic" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 2/decode3_8/decode3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 2/decode3_8/decode3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode3_8-logic " "Found design unit 1: decode3_8-logic" {  } { { "../Decode3_8/Decode3_8.vhd" "" { Text "D:/University/Architecture/Project 2/Decode3_8/Decode3_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862808 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode3_8 " "Found entity 1: decode3_8" {  } { { "../Decode3_8/Decode3_8.vhd" "" { Text "D:/University/Architecture/Project 2/Decode3_8/Decode3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 2/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 2/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-logic " "Found design unit 1: reg16-logic" {  } { { "../Reg16/Reg16.vhd" "" { Text "D:/University/Architecture/Project 2/Reg16/Reg16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862810 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../Reg16/Reg16.vhd" "" { Text "D:/University/Architecture/Project 2/Reg16/Reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 2/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 2/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behav " "Found design unit 1: reg0-behav" {  } { { "../Reg0/Reg0.vhd" "" { Text "D:/University/Architecture/Project 2/Reg0/Reg0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862811 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "../Reg0/Reg0.vhd" "" { Text "D:/University/Architecture/Project 2/Reg0/Reg0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622210862811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622210862811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegFile " "Elaborating entity \"RegFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622210862842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode3_8 decode3_8:G0 " "Elaborating entity \"decode3_8\" for hierarchy \"decode3_8:G0\"" {  } { { "RegFile.vhd" "G0" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622210862863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:G1 " "Elaborating entity \"reg0\" for hierarchy \"reg0:G1\"" {  } { { "RegFile.vhd" "G1" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622210862865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:G2 " "Elaborating entity \"reg16\" for hierarchy \"reg16:G2\"" {  } { { "RegFile.vhd" "G2" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622210862866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GatedClockDFF reg16:G2\|GatedClockDFF:G0 " "Elaborating entity \"GatedClockDFF\" for hierarchy \"reg16:G2\|GatedClockDFF:G0\"" {  } { { "../Reg16/Reg16.vhd" "G0" { Text "D:/University/Architecture/Project 2/Reg16/Reg16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622210862868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:G9 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:G9\"" {  } { { "RegFile.vhd" "G9" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622210862967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[0\] GND " "Pin \"outAll\[0\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[1\] GND " "Pin \"outAll\[1\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[2\] GND " "Pin \"outAll\[2\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[3\] GND " "Pin \"outAll\[3\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[4\] GND " "Pin \"outAll\[4\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[5\] GND " "Pin \"outAll\[5\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[6\] GND " "Pin \"outAll\[6\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[7\] GND " "Pin \"outAll\[7\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[8\] GND " "Pin \"outAll\[8\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[9\] GND " "Pin \"outAll\[9\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[10\] GND " "Pin \"outAll\[10\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[11\] GND " "Pin \"outAll\[11\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[12\] GND " "Pin \"outAll\[12\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[13\] GND " "Pin \"outAll\[13\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[14\] GND " "Pin \"outAll\[14\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outAll\[15\] GND " "Pin \"outAll\[15\]\" is stuck at GND" {  } { { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622210863454 "|regFile|outAll[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1622210863454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622210864285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210864285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "663 " "Implemented 663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622210864328 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622210864328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Implemented 477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622210864328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622210864328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622210864344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 17:07:44 2021 " "Processing ended: Fri May 28 17:07:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622210864344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622210864344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622210864344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622210864344 ""}
