
---------- Begin Simulation Statistics ----------
final_tick                               1774440749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886272                       # Number of bytes of host memory used
host_op_rate                                    24441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   771.22                       # Real time elapsed on the host
host_tick_rate                               28290135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021818                       # Number of seconds simulated
sim_ticks                                 21817890250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3683285                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7390                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4033026                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155585                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3683285                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       527700                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026633                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493171                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1756                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441378                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511906                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7441                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545200                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33173955                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39300295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.479620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.689855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35300919     89.82%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794196      2.02%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373821      0.95%     92.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561389      1.43%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444808      1.13%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201389      0.51%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74597      0.19%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         3976      0.01%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545200      3.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39300295                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.363575                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.363575                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30270591                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64781782                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607183                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519925                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389373                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820532                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377154                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2074                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606430                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2003                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026633                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314899                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36646932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35721209                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778746                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115195                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648756                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.818622                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43607613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.770863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.045846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30928843     70.93%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701984      1.61%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737856      1.69%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987198      2.26%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260708      2.89%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779500      1.79%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901576      2.07%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745549      1.71%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6564399     15.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43607613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038007                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337496                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10036                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500372                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.312656                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366095                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606430                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7367122                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602039                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733517                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61092848                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759665                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423735                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57278747                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1432090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389373                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1349105                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24673                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322095                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259686                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11783216                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42225035                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52854764                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718994                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359553                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.211272                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56280374                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76792938                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26465895                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229170                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229170                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292539      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27631509     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          222      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216761      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269089      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3657887      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731220      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259569     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876167     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57702487                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799736                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43416159                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19505469                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364955                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3098364                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053696                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181737      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            432      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202616      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473001     15.27%     27.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664483     53.72%     81.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575773     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34708576                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118755231                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33349295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64971809                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60806580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57702487                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42243588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60444                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16663664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43607613                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.323220                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.374006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30953566     70.98%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202580      2.76%     73.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661334      3.81%     77.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1272018      2.92%     80.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2014902      4.62%     85.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816249      4.16%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172825      4.98%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929730      2.13%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584409      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43607613                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.322367                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314981                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14355                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382889                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31199202                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43635760                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8806503                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140782                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024328                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473354                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3095                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155530378                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62313162                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56534683                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8765045                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21108254                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389373                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21622355                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36162403                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820745                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86161472                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625507                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84817030                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108353781                       # The number of ROB writes
system.switch_cpus.timesIdled                     429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       244435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         244435                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124128                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125474                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       755434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       755434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 755434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24130816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24130816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24130816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252916                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1025822000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317783000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21817890250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          374252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24313344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          372156                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7944256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           625909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.390530                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 381473     60.95%     60.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 244436     39.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             625909                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379203000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379186500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1435500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          556                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          281                       # number of demand (read+write) hits
system.l2.demand_hits::total                      837                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          556                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          281                       # number of overall hits
system.l2.overall_hits::total                     837                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          401                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252511                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          401                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252511                       # number of overall misses
system.l2.overall_misses::total                252916                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20302580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20337113500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34533000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20302580500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20337113500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.419018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.419018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86117.206983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80402.756712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80410.545398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86117.206983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80402.756712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80410.545398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124129                       # number of writebacks
system.l2.writebacks::total                    124129                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17777470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17807993500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17777470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17807993500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.419018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.419018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996686                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76117.206983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70402.756712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70411.817154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76117.206983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70402.756712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70411.817154                       # average overall mshr miss latency
system.l2.replacements                         372156                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          600                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              600                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          600                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          600                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       121882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        121882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9935610500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9935610500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78892.245452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78892.245452                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8676220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8676220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68892.245452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68892.245452                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34533000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34533000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.419018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.420229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86117.206983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85689.826303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.419018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.418144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76117.206983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76117.206983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10366970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10366970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81905.713744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81904.419549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9101250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9101250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71905.713744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71905.713744                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.813881                       # Cycle average of tags in use
system.l2.tags.total_refs                      380774                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     537.038858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.863508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1492.868220                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.262226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.728940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2398688                       # Number of tag accesses
system.l2.tags.data_accesses                  2398688                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16160704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16186624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7944192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7944192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1176282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740708832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741896848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1176282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1182149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      364113666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364113666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      364113666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1176282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740708832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106010514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124128                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2700269750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7442369750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10676.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29426.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124128                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    588.869039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   362.003210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.439619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10394     25.37%     25.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2983      7.28%     32.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3634      8.87%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1238      3.02%     44.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1340      3.27%     47.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1639      4.00%     51.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1354      3.30%     55.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2815      6.87%     61.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15577     38.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.044762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.297833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.370601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7176     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           29      0.40%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.198032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.140595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.435324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3722     51.58%     51.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              541      7.50%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1506     20.87%     79.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              871     12.07%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              414      5.74%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              149      2.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7216                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16186368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7942464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16186368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7944192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    364.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21817767500                       # Total gap between requests
system.mem_ctrls.avgGap                      57865.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16160704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7942464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1176282.385965343332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740708831.826670289040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364034464.789738357067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14028250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7428341500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 521486428750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34983.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29417.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4201198.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143185560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76104930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898054920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          322825680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1722221280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8764623240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        997308960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12924324570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.372792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2482041750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    728520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18607318500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            149383080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79391400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907736760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          324981540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1722221280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8886593550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        894596640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12964904250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.232719                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2212925250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    728520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18876435000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21817880250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313817                       # number of overall hits
system.cpu.icache.overall_hits::total         6313827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1084                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::total          1084                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49136500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49136500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49136500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49136500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45412.661738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45328.874539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45412.661738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45328.874539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          600                       # number of writebacks
system.cpu.icache.writebacks::total               600                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41815000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41815000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43693.834901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43693.834901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43693.834901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43693.834901                       # average overall mshr miss latency
system.cpu.icache.replacements                    600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1084                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45412.661738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45328.874539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43693.834901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43693.834901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.811217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            811.121667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.808967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630781                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11844196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11844197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13314906                       # number of overall hits
system.cpu.dcache.overall_hits::total        13314907                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       547244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         547246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       641380                       # number of overall misses
system.cpu.dcache.overall_misses::total        641382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41370270495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41370270495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41370270495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41370270495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045956                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75597.485756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75597.209473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64501.965286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64501.764151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3535169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18989                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24385                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             303                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   144.973098                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.669967                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       342216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       342216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       342216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       342216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16363326995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16363326995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20696670995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20696670995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79810.206386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79810.206386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81872.009886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81872.009886                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10019848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10019849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       421301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        421303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  31119763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31119763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73865.865498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73865.514843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       342216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       342216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6238761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6238761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78886.786369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78886.786369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10250507495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10250507495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81390.053397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81390.053397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10124565495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10124565495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80390.061337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80390.061337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94136                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94136                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564846                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564846                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4333344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4333344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90722.160578                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90722.160578                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774440749000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.555264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12384030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.188065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.552990                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165371                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806190815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910780                       # Number of bytes of host memory used
host_op_rate                                    76755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1109.70                       # Real time elapsed on the host
host_tick_rate                               28611386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031750                       # Number of seconds simulated
sim_ticks                                 31750066000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       403360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        806500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1380013                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           37                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19035                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407207                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136439                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1380013                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       243574                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1633781                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118533                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7609                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5404822                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5177895                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19279                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4615971                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8771121                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325899                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62189432                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.066514                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.366300                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48030608     77.23%     77.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2398468      3.86%     81.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2328198      3.74%     84.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1037637      1.67%     86.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1625058      2.61%     89.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       720665      1.16%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       902990      1.45%     91.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       529837      0.85%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4615971      7.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62189432                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045065                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951063                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173192                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113154     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325899                       # Class of committed instruction
system.switch_cpus.commit.refs               28017699                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.116671                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.116671                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      49779604                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78416392                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2792210                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8643691                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114438                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2007241                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23511196                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5602                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997556                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2926                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1633781                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4237513                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              58801846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37274752                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          289                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1698                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228876                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025729                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4418858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1254972                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.587003                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63337184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.293015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.780377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         50711877     80.07%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           429815      0.68%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           757208      1.20%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           925541      1.46%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           819167      1.29%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           569945      0.90%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           784815      1.24%     86.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           370723      0.59%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7968093     12.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63337184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99740992                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53990051                       # number of floating regfile writes
system.switch_cpus.idleCycles                  162948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29450                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213578                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.204529                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32963552                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997549                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2458712                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23581053                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9805055                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77261609                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23966003                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142824                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76487747                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          19366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14777702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114438                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14786461                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80909                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1537568                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          916                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2407853                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960539                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          916                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88310821                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75024270                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621956                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54925420                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.181482                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75864586                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76224449                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10852240                       # number of integer regfile writes
system.switch_cpus.ipc                       0.472440                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.472440                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818147      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16744881     21.85%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14804      0.02%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           409      0.00%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291540      0.38%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          972      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139874      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6219      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74409      0.10%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          105      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576350     19.02%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663319     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2919790      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009217      1.32%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21093063     27.53%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7991050     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76630573                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65462253                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127969617                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61954800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677815                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3439560                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044885                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64243      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            786      0.02%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             47      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       322350      9.37%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       692798     20.14%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         275017      8.00%     39.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133988      3.90%     43.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1679438     48.83%     92.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       270502      7.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13789733                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92084749                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13069470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21520400                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77190483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76630573                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10935714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16478                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4758027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63337184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.209883                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.248163                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     45186065     71.34%     71.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2757926      4.35%     75.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2352833      3.71%     79.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1959894      3.09%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2908742      4.59%     87.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2369586      3.74%     90.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2550483      4.03%     94.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1511737      2.39%     97.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1739918      2.75%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63337184                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.206778                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4237781                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   383                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        75882                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       993540                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23581053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9805055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36041215                       # number of misc regfile reads
system.switch_cpus.numCycles                 63500132                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18989980                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         458163                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3715191                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7143878                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        115280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221585724                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77744491                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71264199                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9656759                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22971721                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114438                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30860516                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9815887                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100572398                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78393030                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          300                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           51                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12493733                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            131441617                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151342352                       # The number of ROB writes
system.switch_cpus.timesIdled                    1961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       391620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         391627                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154232                       # Transaction distribution
system.membus.trans_dist::CleanEvict           249122                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            152763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           152763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1209645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1209645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1209645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35672128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35672128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35672128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            403146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  403146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              403146                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1490950500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2190722500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31750066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       341630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3496                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          653767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       457280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40611200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          555392                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9870848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           999047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.392018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 607410     60.80%     60.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 391630     39.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             999047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634474000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660010498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5475499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1552                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        38957                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40509                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1552                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        38957                       # number of overall hits
system.l2.overall_hits::total                   40509                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2097                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       401048                       # number of demand (read+write) misses
system.l2.demand_misses::total                 403145                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2097                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       401048                       # number of overall misses
system.l2.overall_misses::total                403145                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    179216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37732373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37911590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    179216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37732373500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37911590000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.574678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.911462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908692                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.574678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.911462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908692                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85463.280877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94084.432537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94039.588734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85463.280877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94084.432537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94039.588734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154231                       # number of writebacks
system.l2.writebacks::total                    154231                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       401048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            403145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       401048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           403145                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    158246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33721893500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33880140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    158246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33721893500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33880140000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.574678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.911462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.574678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.911462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908692                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75463.280877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84084.432537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84039.588734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75463.280877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84084.432537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84039.588734                       # average overall mshr miss latency
system.l2.replacements                         555391                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       187399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           187399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       187399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       187399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3491                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3491                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3491                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3491                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       239588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        239588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        10086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10086                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       152763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              152763                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13631000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13631000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.938065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89229.725130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89229.725130                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       152763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         152763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12103370500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12103370500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.938065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79229.725130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79229.725130                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    179216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.574678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.574678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85463.280877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85463.280877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    158246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.574678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.574678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75463.280877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75463.280877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       248285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          248285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24101373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24101373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97071.401816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97071.401816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       248285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       248285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21618523000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21618523000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87071.401816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87071.401816                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      651025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    557439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.167886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     548.469003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.575069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1483.955928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.267807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.724588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          833                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4103987                       # Number of tag accesses
system.l2.tags.data_accesses                  4103987                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31750066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     25667072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25801280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       134208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        134208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9870848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9870848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       401048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              403145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       154232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             154232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4227015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    808410036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812637051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4227015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4227015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      310892204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310892204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      310892204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4227015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    808410036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1123529255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    400996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254982500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             145098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      403145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154232                       # Number of write requests accepted
system.mem_ctrls.readBursts                    403145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9763                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9685211750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2015465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17243205500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24027.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42777.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   162704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                403145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       269756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.222601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.581889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.931789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       212447     78.76%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27928     10.35%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11420      4.23%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3544      1.31%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1878      0.70%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1094      0.41%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          735      0.27%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1075      0.40%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9635      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       269756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.122914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.515222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.285504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           7807     83.52%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1407     15.05%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           78      0.83%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.04%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            9      0.10%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.04%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            9      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            5      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            5      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.498609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.468869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7360     78.73%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              171      1.83%     80.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1159     12.40%     92.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              499      5.34%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              126      1.35%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.29%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9348                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25797952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9870656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25801280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9870848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       812.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31750104000                       # Total gap between requests
system.mem_ctrls.avgGap                      56963.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       134208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25663744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9870656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4227014.835181759670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 808305217.381280422211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 310886156.898067533970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       401048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     71822500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17171383000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 775565949250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34250.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42816.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5028567.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            991945920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            527205195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1488333000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          410521680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2505887280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13638945750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        706596960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20269435785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.406099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1700668750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1060020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28989377250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            934190460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            496518825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1389751020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          394553700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2505887280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13554492270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        777715680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20053109235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.592679                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1887480500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1060020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28802565500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    53567946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10547038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10547038                       # number of overall hits
system.cpu.icache.overall_hits::total        10547048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5373                       # number of overall misses
system.cpu.icache.overall_misses::total          5375                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    286441999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    286441999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    286441999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    286441999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10552411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10552423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10552411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10552423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53311.371487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53291.534698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53311.371487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53291.534698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          995                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.260870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4096                       # number of writebacks
system.cpu.icache.writebacks::total              4096                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          766                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          766                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          766                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          766                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    242971499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242971499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    242971499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242971499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52739.635120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52739.635120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52739.635120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52739.635120                       # average overall mshr miss latency
system.cpu.icache.replacements                   4096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10547038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5375                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    286441999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    286441999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10552411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10552423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53311.371487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53291.534698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          766                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          766                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    242971499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242971499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52739.635120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52739.635120                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.057157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10551657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2289.359297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.054946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21109455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21109455                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39417964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39417965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41237588                       # number of overall hits
system.cpu.dcache.overall_hits::total        41237589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1403662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1403664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1526172                       # number of overall misses
system.cpu.dcache.overall_misses::total       1526174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 108718287594                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108718287594                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 108718287594                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108718287594                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40821626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40821629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42763760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42763763                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77453.323944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77453.213585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71235.933823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71235.840470                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9596172                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        19732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106849                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             318                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.810593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.050314                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       312943                       # number of writebacks
system.cpu.dcache.writebacks::total            312943                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       772380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       772380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       772380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       772380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53945462094                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53945462094                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59516312594                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59516312594                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016201                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85453.825856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85453.825856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85907.165716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85907.165716                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30912037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30912038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1114796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1114798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  84319459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  84319459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32026833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32026836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75636.672091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75636.536395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       772305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       772305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29836524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29836524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87116.229332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87116.229332                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24398828094                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24398828094                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84464.174025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84464.174025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24108937594                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24108937594                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83482.302406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83482.302406                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819624                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819624                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122510                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122510                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942134                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942134                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5570850500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5570850500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90559.374797                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90559.374797                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806190815000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.334912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41930389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.523166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.332678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86220325                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86220325                       # Number of data accesses

---------- End Simulation Statistics   ----------
