

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_149_10'
================================================================
* Date:           Mon Jan 13 00:09:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_10  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln149_fu_74_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln149_fu_68_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          27|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   13|         26|
    |i_fu_30                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bit_reversed_input_load_reg_111   |  32|   0|   32|          0|
    |i_5_cast_reg_101                  |  13|   0|   64|         51|
    |i_5_cast_reg_101_pp0_iter1_reg    |  13|   0|   64|         51|
    |i_fu_30                           |  13|   0|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|  178|        102|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_149_10|  return value|
|bit_reversed_input_address0  |  out|   12|   ap_memory|                 bit_reversed_input|         array|
|bit_reversed_input_ce0       |  out|    1|   ap_memory|                 bit_reversed_input|         array|
|bit_reversed_input_q0        |   in|   32|   ap_memory|                 bit_reversed_input|         array|
|DataTemp_address0            |  out|   12|   ap_memory|                           DataTemp|         array|
|DataTemp_ce0                 |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_we0                 |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_d0                  |  out|   32|   ap_memory|                           DataTemp|         array|
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+

