// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32sdEe.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U1;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U2;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U3;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U4;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U5;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U6;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U7;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U8;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U9;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U10;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U11;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U12;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U13;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U14;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U15;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U16;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_842;
    sc_signal< sc_lv<5> > i_reg_853;
    sc_signal< sc_lv<5> > j_reg_864;
    sc_signal< sc_lv<32> > reg_875;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1679;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > reg_879;
    sc_signal< sc_lv<32> > reg_883;
    sc_signal< sc_lv<32> > reg_887;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > tmp_3_reg_1888;
    sc_signal< sc_lv<32> > reg_891;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_895_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1679;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1679;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_901_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1683;
    sc_signal< sc_lv<5> > j_mid2_fu_919_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1688;
    sc_signal< sc_lv<1> > tmp_mid2_fu_939_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1700;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_fu_947_p3;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_reg_1704;
    sc_signal< sc_lv<8> > tmp_5_fu_975_p2;
    sc_signal< sc_lv<8> > tmp_5_reg_1710;
    sc_signal< sc_lv<7> > tmp_13_fu_987_p3;
    sc_signal< sc_lv<7> > tmp_13_reg_1729;
    sc_signal< sc_lv<64> > tmp_6_fu_1000_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1741;
    sc_signal< sc_lv<32> > a_row_13_reg_1821;
    sc_signal< sc_lv<64> > tmp_9_fu_1083_p1;
    sc_signal< sc_lv<64> > tmp_9_reg_1841;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > tmp_3_fu_1114_p2;
    sc_signal< sc_lv<32> > a_row_2_reg_1908;
    sc_signal< sc_lv<32> > a_row_8_reg_1913;
    sc_signal< sc_lv<32> > a_row_14_reg_1918;
    sc_signal< sc_lv<7> > tmp_6_cast1_fu_1119_p1;
    sc_signal< sc_lv<7> > tmp_6_cast1_reg_1923;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_0_load_reg_1943;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > b_copy_6_load_reg_1953;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > b_copy_12_load_reg_1963;
    sc_signal< sc_lv<32> > a_row_12_1_fu_1155_p3;
    sc_signal< sc_lv<32> > a_row_6_1_fu_1162_p3;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1169_p3;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_1_load_reg_2008;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > b_copy_7_load_reg_2018;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > b_copy_13_load_reg_2028;
    sc_signal< sc_lv<32> > a_row_13_1_fu_1235_p3;
    sc_signal< sc_lv<32> > a_row_7_1_fu_1241_p3;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1248_p3;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_2_load_reg_2073;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > b_copy_8_load_reg_2083;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > b_copy_14_load_reg_2093;
    sc_signal< sc_lv<5> > j_1_fu_1296_p2;
    sc_signal< sc_lv<5> > j_1_reg_2103;
    sc_signal< sc_lv<32> > a_row_15_1_fu_1342_p3;
    sc_signal< sc_lv<32> > a_row_15_1_reg_2108;
    sc_signal< sc_lv<32> > a_row_14_1_fu_1349_p3;
    sc_signal< sc_lv<32> > a_row_11_1_fu_1355_p3;
    sc_signal< sc_lv<32> > a_row_11_1_reg_2118;
    sc_signal< sc_lv<32> > a_row_10_1_fu_1362_p3;
    sc_signal< sc_lv<32> > a_row_10_1_reg_2123;
    sc_signal< sc_lv<32> > a_row_9_1_fu_1369_p3;
    sc_signal< sc_lv<32> > a_row_9_1_reg_2128;
    sc_signal< sc_lv<32> > a_row_8_1_fu_1376_p3;
    sc_signal< sc_lv<32> > a_row_5_1_fu_1382_p3;
    sc_signal< sc_lv<32> > a_row_5_1_reg_2138;
    sc_signal< sc_lv<32> > a_row_4_1_fu_1389_p3;
    sc_signal< sc_lv<32> > a_row_4_1_reg_2143;
    sc_signal< sc_lv<32> > a_row_3_1_fu_1396_p3;
    sc_signal< sc_lv<32> > a_row_3_1_reg_2148;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1403_p3;
    sc_signal< sc_lv<10> > tmp_27_fu_1462_p2;
    sc_signal< sc_lv<10> > tmp_27_reg_2158;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter2_tmp_27_reg_2158;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > b_copy_3_load_reg_2163;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > b_copy_9_load_reg_2173;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > b_copy_15_load_reg_2183;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > b_copy_4_load_reg_2188;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > b_copy_10_load_reg_2198;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > b_copy_5_load_reg_2208;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > b_copy_11_load_reg_2213;
    sc_signal< sc_lv<32> > grp_fu_1200_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_2218;
    sc_signal< sc_lv<32> > grp_fu_1205_p2;
    sc_signal< sc_lv<32> > tmp_2_6_reg_2223;
    sc_signal< sc_lv<32> > grp_fu_1210_p2;
    sc_signal< sc_lv<32> > tmp_2_11_reg_2228;
    sc_signal< sc_lv<32> > grp_fu_1281_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_2233;
    sc_signal< sc_lv<32> > grp_fu_1286_p2;
    sc_signal< sc_lv<32> > tmp_2_7_reg_2238;
    sc_signal< sc_lv<32> > grp_fu_1291_p2;
    sc_signal< sc_lv<32> > tmp_2_12_reg_2243;
    sc_signal< sc_lv<32> > grp_fu_1468_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2248;
    sc_signal< sc_lv<32> > grp_fu_1473_p2;
    sc_signal< sc_lv<32> > tmp_2_8_reg_2253;
    sc_signal< sc_lv<32> > grp_fu_1478_p2;
    sc_signal< sc_lv<32> > tmp_2_13_reg_2258;
    sc_signal< sc_lv<32> > tmp3_fu_1511_p2;
    sc_signal< sc_lv<32> > tmp3_reg_2263;
    sc_signal< sc_lv<32> > tmp7_fu_1515_p2;
    sc_signal< sc_lv<32> > tmp7_reg_2268;
    sc_signal< sc_lv<32> > tmp13_fu_1519_p2;
    sc_signal< sc_lv<32> > tmp13_reg_2273;
    sc_signal< sc_lv<32> > grp_fu_1483_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2278;
    sc_signal< sc_lv<32> > grp_fu_1487_p2;
    sc_signal< sc_lv<32> > tmp_2_9_reg_2283;
    sc_signal< sc_lv<32> > grp_fu_1491_p2;
    sc_signal< sc_lv<32> > tmp_2_14_reg_2288;
    sc_signal< sc_lv<32> > grp_fu_1495_p2;
    sc_signal< sc_lv<32> > tmp_2_4_reg_2293;
    sc_signal< sc_lv<32> > grp_fu_1499_p2;
    sc_signal< sc_lv<32> > tmp_2_s_reg_2298;
    sc_signal< sc_lv<32> > tmp2_fu_1527_p2;
    sc_signal< sc_lv<32> > tmp2_reg_2303;
    sc_signal< sc_lv<32> > tmp10_fu_1532_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2308;
    sc_signal< sc_lv<32> > tmp12_fu_1540_p2;
    sc_signal< sc_lv<32> > tmp12_reg_2313;
    sc_signal< sc_lv<32> > grp_fu_1503_p2;
    sc_signal< sc_lv<32> > tmp_2_5_reg_2318;
    sc_signal< sc_lv<32> > grp_fu_1507_p2;
    sc_signal< sc_lv<32> > tmp_2_10_reg_2323;
    sc_signal< sc_lv<32> > tmp_5_s_fu_1573_p2;
    sc_signal< sc_lv<32> > tmp_5_s_reg_2328;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_846_p4;
    sc_signal< sc_lv<5> > i_phi_fu_857_p4;
    sc_signal< sc_lv<5> > j_phi_fu_868_p4;
    sc_signal< sc_lv<64> > tmp_5_cast_fu_981_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_995_p1;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_1012_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_1023_p3;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_1041_p1;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_1053_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_1064_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_1073_p3;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_1094_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_1105_p3;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_1128_p1;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_1149_p1;
    sc_signal< sc_lv<64> > tmp_25_fu_1191_p3;
    sc_signal< sc_lv<64> > tmp_12_cast_fu_1229_p1;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_1275_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_1579_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_118;
    sc_signal< sc_lv<32> > a_row_1_2_fu_122;
    sc_signal< sc_lv<32> > a_row_2_2_fu_126;
    sc_signal< sc_lv<32> > a_row_3_2_fu_130;
    sc_signal< sc_lv<32> > a_row_4_2_fu_134;
    sc_signal< sc_lv<32> > a_row_5_2_fu_138;
    sc_signal< sc_lv<32> > a_row_6_2_fu_142;
    sc_signal< sc_lv<32> > a_row_7_2_fu_146;
    sc_signal< sc_lv<32> > a_row_8_2_fu_150;
    sc_signal< sc_lv<32> > a_row_9_2_fu_154;
    sc_signal< sc_lv<32> > a_row_10_2_fu_158;
    sc_signal< sc_lv<32> > a_row_11_2_fu_162;
    sc_signal< sc_lv<32> > a_row_12_2_fu_166;
    sc_signal< sc_lv<32> > a_row_13_2_fu_170;
    sc_signal< sc_lv<32> > a_row_14_2_fu_174;
    sc_signal< sc_lv<32> > a_row_15_2_fu_178;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_913_p2;
    sc_signal< sc_lv<5> > i_1_fu_907_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_927_p2;
    sc_signal< sc_lv<1> > tmp_fu_933_p2;
    sc_signal< sc_lv<6> > tmp_4_fu_963_p3;
    sc_signal< sc_lv<8> > tmp_1_fu_955_p3;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_971_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_1007_p2;
    sc_signal< sc_lv<7> > tmp_15_fu_1018_p2;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_1032_p1;
    sc_signal< sc_lv<6> > tmp_22_fu_1035_p2;
    sc_signal< sc_lv<8> > tmp_8_fu_1048_p2;
    sc_signal< sc_lv<7> > tmp_17_fu_1059_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_1089_p2;
    sc_signal< sc_lv<7> > tmp_19_fu_1100_p2;
    sc_signal< sc_lv<7> > tmp_24_fu_1122_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_1144_p2;
    sc_signal< sc_lv<32> > grp_fu_1200_p0;
    sc_signal< sc_lv<32> > grp_fu_1205_p0;
    sc_signal< sc_lv<32> > grp_fu_1210_p0;
    sc_signal< sc_lv<8> > tmp_12_fu_1224_p2;
    sc_signal< sc_lv<7> > tmp_26_fu_1270_p2;
    sc_signal< sc_lv<32> > grp_fu_1281_p0;
    sc_signal< sc_lv<32> > grp_fu_1286_p0;
    sc_signal< sc_lv<32> > grp_fu_1291_p0;
    sc_signal< sc_lv<9> > tmp_21_fu_1331_p3;
    sc_signal< sc_lv<10> > tmp_22_cast_fu_1338_p1;
    sc_signal< sc_lv<10> > tmp_9_cast_fu_1459_p1;
    sc_signal< sc_lv<32> > grp_fu_1468_p0;
    sc_signal< sc_lv<32> > grp_fu_1473_p0;
    sc_signal< sc_lv<32> > grp_fu_1478_p0;
    sc_signal< sc_lv<32> > tmp4_fu_1523_p2;
    sc_signal< sc_lv<32> > tmp14_fu_1536_p2;
    sc_signal< sc_lv<32> > tmp6_fu_1545_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1549_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1559_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1563_p2;
    sc_signal< sc_lv<32> > tmp1_fu_1554_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1568_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<57> ap_const_lv57_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_row_0_1_fu_1169_p3();
    void thread_a_row_10_1_fu_1362_p3();
    void thread_a_row_11_1_fu_1355_p3();
    void thread_a_row_12_1_fu_1155_p3();
    void thread_a_row_13_1_fu_1235_p3();
    void thread_a_row_14_1_fu_1349_p3();
    void thread_a_row_15_1_fu_1342_p3();
    void thread_a_row_1_1_fu_1248_p3();
    void thread_a_row_2_1_fu_1403_p3();
    void thread_a_row_3_1_fu_1396_p3();
    void thread_a_row_4_1_fu_1389_p3();
    void thread_a_row_5_1_fu_1382_p3();
    void thread_a_row_6_1_fu_1162_p3();
    void thread_a_row_7_1_fu_1241_p3();
    void thread_a_row_8_1_fu_1376_p3();
    void thread_a_row_9_1_fu_1369_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_895_p2();
    void thread_exitcond_fu_913_p2();
    void thread_grp_fu_1200_p0();
    void thread_grp_fu_1205_p0();
    void thread_grp_fu_1210_p0();
    void thread_grp_fu_1281_p0();
    void thread_grp_fu_1286_p0();
    void thread_grp_fu_1291_p0();
    void thread_grp_fu_1468_p0();
    void thread_grp_fu_1473_p0();
    void thread_grp_fu_1478_p0();
    void thread_i_1_fu_907_p2();
    void thread_i_phi_fu_857_p4();
    void thread_indvar_flatten_next_fu_901_p2();
    void thread_indvar_flatten_phi_fu_846_p4();
    void thread_j_1_fu_1296_p2();
    void thread_j_mid2_fu_919_p3();
    void thread_j_phi_fu_868_p4();
    void thread_p_shl1_cast_fu_971_p1();
    void thread_tmp10_fu_1532_p2();
    void thread_tmp11_fu_1559_p2();
    void thread_tmp12_fu_1540_p2();
    void thread_tmp13_fu_1519_p2();
    void thread_tmp14_fu_1536_p2();
    void thread_tmp1_fu_1554_p2();
    void thread_tmp2_fu_1527_p2();
    void thread_tmp3_fu_1511_p2();
    void thread_tmp4_fu_1523_p2();
    void thread_tmp5_fu_1549_p2();
    void thread_tmp6_fu_1545_p2();
    void thread_tmp7_fu_1515_p2();
    void thread_tmp8_fu_1568_p2();
    void thread_tmp9_fu_1563_p2();
    void thread_tmp_10_cast_fu_1094_p1();
    void thread_tmp_10_fu_1089_p2();
    void thread_tmp_11_cast_fu_1149_p1();
    void thread_tmp_11_fu_1144_p2();
    void thread_tmp_12_cast_fu_1229_p1();
    void thread_tmp_12_fu_1224_p2();
    void thread_tmp_13_fu_987_p3();
    void thread_tmp_14_fu_995_p1();
    void thread_tmp_15_fu_1018_p2();
    void thread_tmp_16_fu_1023_p3();
    void thread_tmp_17_fu_1059_p2();
    void thread_tmp_18_fu_1064_p3();
    void thread_tmp_19_fu_1100_p2();
    void thread_tmp_1_fu_955_p3();
    void thread_tmp_1_mid2_v_fu_947_p3();
    void thread_tmp_20_fu_1105_p3();
    void thread_tmp_21_fu_1331_p3();
    void thread_tmp_22_cast_fu_1338_p1();
    void thread_tmp_22_fu_1035_p2();
    void thread_tmp_23_cast_fu_1041_p1();
    void thread_tmp_23_fu_1073_p3();
    void thread_tmp_24_fu_1122_p2();
    void thread_tmp_25_cast_fu_1128_p1();
    void thread_tmp_25_fu_1191_p3();
    void thread_tmp_26_fu_1270_p2();
    void thread_tmp_27_cast_fu_1275_p1();
    void thread_tmp_27_fu_1462_p2();
    void thread_tmp_28_cast_fu_1579_p1();
    void thread_tmp_3_fu_1114_p2();
    void thread_tmp_4_fu_963_p3();
    void thread_tmp_5_cast_fu_981_p1();
    void thread_tmp_5_fu_975_p2();
    void thread_tmp_5_s_fu_1573_p2();
    void thread_tmp_6_cast1_fu_1119_p1();
    void thread_tmp_6_cast_fu_1032_p1();
    void thread_tmp_6_fu_1000_p1();
    void thread_tmp_7_cast_fu_1012_p1();
    void thread_tmp_7_fu_1007_p2();
    void thread_tmp_8_cast_fu_1053_p1();
    void thread_tmp_8_fu_1048_p2();
    void thread_tmp_9_cast_fu_1459_p1();
    void thread_tmp_9_fu_1083_p1();
    void thread_tmp_fu_933_p2();
    void thread_tmp_mid1_fu_927_p2();
    void thread_tmp_mid2_fu_939_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
