Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Nov 11 11:01:55 2019
| Host             : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
| Design           : base_mb_wrapper
| Device           : xc7k160tffg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.030        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.887        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 81.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.193 |       24 |       --- |             --- |
| Slice Logic              |     0.080 |    68285 |       --- |             --- |
|   LUT as Logic           |     0.062 |    20799 |    101400 |           20.51 |
|   CARRY4                 |     0.010 |     2528 |     25350 |            9.97 |
|   Register               |     0.005 |    34106 |    202800 |           16.82 |
|   LUT as Distributed RAM |     0.003 |     2192 |     35000 |            6.26 |
|   F7/F8 Muxes            |    <0.001 |     1692 |    101400 |            1.67 |
|   LUT as Shift Register  |    <0.001 |      228 |     35000 |            0.65 |
|   BUFG                   |    <0.001 |        6 |        32 |           18.75 |
|   Others                 |    <0.001 |     3442 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       152 |            0.66 |
| Signals                  |     0.118 |    50327 |       --- |             --- |
| Block RAM                |     0.129 |    140.5 |       325 |           43.23 |
| MMCM                     |     0.574 |        6 |         8 |           75.00 |
| DSPs                     |    <0.001 |        3 |       600 |            0.50 |
| I/O                      |     0.082 |      364 |       400 |           91.00 |
| GTX                      |     0.708 |        3 |         8 |           37.50 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     2.030 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.596 |       0.545 |      0.051 |
| Vccaux    |       1.800 |     0.356 |       0.338 |      0.018 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.019 |       0.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.010 |      0.006 |
| MGTAVcc   |       1.000 |     0.329 |       0.324 |      0.005 |
| MGTAVtt   |       1.200 |     0.305 |       0.300 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                     | Domain                                                                                                                                  | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| BIT_CLK_P[0]                                                                                                                              | BIT_CLK_P[0]                                                                                                                            |            16.7 |
| base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txoutclk       |            16.0 |
| base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |            16.0 |
| base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                   | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                  |            33.3 |
| base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                          |            33.3 |
| clk_10_base_mb_clk_wiz_0_0                                                                                                                | base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0                                                                                     |            16.0 |
| clk_320_base_mb_clk_wiz_0_0                                                                                                               | base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0                                                                                    |             3.2 |
| clk_ext_fbo                                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_ext_fbo                                                 |           100.0 |
| clk_ext_mul                                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_ext_mul                                                 |            16.0 |
| clk_out1_base_mb_clk_wiz_1_0                                                                                                              | base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0                                                                                   |            10.0 |
| clk_out2_base_mb_clk_wiz_1_0                                                                                                              | base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0                                                                                   |             5.0 |
| clk_out3_base_mb_clk_wiz_1_0                                                                                                              | base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0                                                                                   |           100.0 |
| clkfbout                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkfbout                                                                     |            16.0 |
| clkfbout_base_mb_clk_wiz_0_0                                                                                                              | base_mb_i/clk_wiz_0/inst/clkfbout_base_mb_clk_wiz_0_0                                                                                   |            16.0 |
| clkfbout_base_mb_clk_wiz_1_0                                                                                                              | base_mb_i/clk_wiz_1/inst/clkfbout_base_mb_clk_wiz_1_0                                                                                   |            16.0 |
| clkout0                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0                                                                      |             8.0 |
| clkout1                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1                                                                      |            16.0 |
| mgt_clk_0_clk_p                                                                                                                           | mgt_clk_0_clk_p                                                                                                                         |             8.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| base_mb_wrapper               |     1.887 |
|   base_mb_i                   |     1.872 |
|     ETH_CORE_CTRL_0           |     0.002 |
|       inst                    |     0.002 |
|     ETH_CORE_CTRL_2           |     0.003 |
|       inst                    |     0.003 |
|     FIFO_for_AXIS_0           |     0.006 |
|       inst                    |     0.006 |
|     GPIO                      |     0.001 |
|       U0                      |     0.001 |
|     axi_ethernet_0            |     0.419 |
|       inst                    |     0.419 |
|     axi_ethernet_0_fifo       |     0.013 |
|       U0                      |     0.013 |
|     axi_ethernet_1            |     0.313 |
|       inst                    |     0.313 |
|     axi_fifo_mm_s_IM          |     0.011 |
|       U0                      |     0.011 |
|     axi_fifo_mm_s_PH          |     0.011 |
|       U0                      |     0.011 |
|     axi_iic_0                 |     0.002 |
|       U0                      |     0.002 |
|     axi_quad_spi_0            |     0.001 |
|       U0                      |     0.001 |
|     axi_timer_0               |     0.002 |
|       U0                      |     0.002 |
|     clk_wiz_0                 |     0.104 |
|       inst                    |     0.104 |
|     clk_wiz_1                 |     0.107 |
|       inst                    |     0.107 |
|     elapsed_time_gen_0        |     0.005 |
|       inst                    |     0.005 |
|     flash_control_0           |     0.022 |
|       inst                    |     0.022 |
|     in_buf_ds_1bit_0          |     0.009 |
|       inst                    |     0.009 |
|     in_buf_ds_4bit_0          |     0.035 |
|       inst                    |     0.035 |
|     in_buf_ds_adcbitclk       |     0.009 |
|       inst                    |     0.009 |
|     maroc_dc_0                |     0.097 |
|       inst                    |     0.097 |
|     maroc_slow_control_0      |     0.003 |
|       inst                    |     0.003 |
|     microblaze_0              |     0.017 |
|       U0                      |     0.017 |
|     microblaze_0_axi_periph   |     0.005 |
|       xbar                    |     0.005 |
|     microblaze_0_local_memory |     0.031 |
|       lmb_bram                |     0.030 |
|     wrc_board_quabo_Light_0   |     0.635 |
|       U0                      |     0.635 |
|     xadc_wiz_0                |     0.003 |
|       inst                    |     0.003 |
+-------------------------------+-----------+


