
misc_BitwidthConverter
######################



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../src/misc/misc_BitwidthConverter.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 32-45

Source file: `misc/misc_BitwidthConverter.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/misc/misc_BitwidthConverter.vhdl>`_


	 