*******************************************************************************
Copyright (c) 2004-2017, AMIQ Consulting srl. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
******************************************************************************
 
This lab should refresh student's memory on:
   - Verilog basics
   - working with simulators

1. Follow the instructions in rtl/ex_clk_rst_gen.v

2. Follow the instructions in tb/ex_intf.sv

3. Follow instructions in tb/ex_top.sv

4. cd sim

5. Compile sources and start a simulation.

6. Add all signals in the design to the waveform

7. Run the simulation and observe the log and waveform


