// Seed: 539919146
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  assign id_1 = id_2;
  always @(posedge 1'h0 != id_2) begin
    #1 id_1 <= (1);
    id_1 <= id_2;
    id_1 = (id_2);
  end
  type_2(
      1'b0, id_1
  );
endmodule
