Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: REGBANK_banco.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "REGBANK_banco.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "REGBANK_banco"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : REGBANK_banco
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ariel\Documents\finalArquitectura\REGBANK\REGBANK_banco.v" into library work
Parsing module <REGBANK_banco>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <REGBANK_banco>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <REGBANK_banco>.
    Related source file is "C:\Users\Ariel\Documents\finalArquitectura\REGBANK\REGBANK_banco.v".
        addr_bits = 5
        word_wide = 32
    Found 32x32-bit dual-port RAM <Mram_banco> for signal <banco>.
    Summary:
	inferred   2 RAM(s).
Unit <REGBANK_banco> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <REGBANK_banco>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_banco> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <readReg1>      |          |
    |     doB            | connected to signal <readData1>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_banco1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <readReg2>      |          |
    |     doB            | connected to signal <readData2>     |          |
    -----------------------------------------------------------------------
Unit <REGBANK_banco> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REGBANK_banco> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block REGBANK_banco, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : REGBANK_banco.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      GND                         : 1
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   48  out of   9112     0%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:      48  out of     48   100%  
   Number with an unused LUT:             0  out of     48     0%  
   Number of fully used LUT-FF pairs:     0  out of     48     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    232    48%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.513ns
   Maximum output required time after clock: 4.070ns
   Maximum combinational path delay: 5.604ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 168 / 168
-------------------------------------------------------------------------
Offset:              2.513ns (Levels of Logic = 1)
  Source:            writeReg<4> (PAD)
  Destination:       Mram_banco4 (RAM)
  Destination Clock: clock rising

  Data Path: writeReg<4> to Mram_banco4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   0.957  writeReg_4_IBUF (writeReg_4_IBUF)
     RAM32M:ADDRD4             0.334          Mram_banco4
    ----------------------------------------
    Total                      2.513ns (1.556ns logic, 0.957ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 1)
  Source:            Mram_banco6 (RAM)
  Destination:       readData1<27> (PAD)
  Source Clock:      clock rising

  Data Path: Mram_banco6 to readData1<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOB1     1   0.920   0.579  Mram_banco6 (readData1_27_OBUF)
     OBUF:I->O                 2.571          readData1_27_OBUF (readData1<27>)
    ----------------------------------------
    Total                      4.070ns (3.491ns logic, 0.579ns route)
                                       (85.8% logic, 14.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               5.604ns (Levels of Logic = 3)
  Source:            readReg1<0> (PAD)
  Destination:       readData1<31> (PAD)

  Data Path: readReg1<0> to readData1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  readReg1_0_IBUF (readReg1_0_IBUF)
     RAM32X1D:DPRA0->DPO    1   0.205   0.579  Mram_banco71 (readData1_30_OBUF)
     OBUF:I->O                 2.571          readData1_30_OBUF (readData1<30>)
    ----------------------------------------
    Total                      5.604ns (3.998ns logic, 1.606ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.16 secs
 
--> 

Total memory usage is 253788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

