\begin{center}
\boxed{\text{In all this section, it is assumed that $\phaseTo_{i}=1$.}}
\end{center}

In this phase is computed RLP(Addr).

\begin{enumerate}
	\item
        \[
        \left\{
        \begin{array}{lcl}
            % \col{input}\high & \!\!\! = \!\!\! & Addr\high \\
            % \col{input}\low & \!\!\! = \!\!\! & Addr\low \\
            % \bit{oli} & \!\!\! = \!\!\! & \oli \vspace{2mm} \\
            \multicolumn{3}{l}{\texttt{rlpAddressConstraints}_{i}(\Input1, \Input2, \ct)} \\
        \end{array}
        \right.
        \]
	\item \If $\done_{i}=1$ \Then:
    \begin{enumerate} 
        \item $\phaseEnd_{i}=1$.
        \item $\outgoingDataSymb\high_{i}=\Input1_{i}$
        \item $\outgoingDataSymb\low_{i}=\Input2_{i}$
        \item \If $\nbstep_{i}=1$ \Then $\outgoingDataSymb\high_{i+1}=1$
        \item \If $\nbstep_{i}=\llarge$ \Then $\outgoingDataSymb\high_{i+1}=0$
    \end{enumerate}
\end{enumerate}
