#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct  7 14:31:33 2020
# Process ID: 112
# Current directory: C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13160 C:\github\zcu102_adrv9009_xvr\design_xvr_adrv9009\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.xpr
# Log file: C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102/vivado.log
# Journal file: C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.xpr
INFO: [Project 1-313] Project file moved from 'C:/github/hdl/projects/adrv9009/zcu102' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/ghdl/library', nor could it be found using path 'C:/github/ghdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 946.449 ; gain = 313.445
update_compile_order -fileset sources_1
open_bd_design {C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - sys_ps8
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_250m_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_500m_rstgen
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi0_csn_concat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi1_csn_concat
Adding cell -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding cell -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp0_interconnect
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_tx_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_tx_xcvr
Adding cell -- analog.com:user:axi_jesd204_tx:1.0 - tx_axi
Adding cell -- analog.com:user:jesd204_tx:1.0 - tx
Adding cell -- analog.com:user:util_upack2:1.0 - util_adrv9009_tx_upack
Adding cell -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding cell -- xilinx.com:module_ref:util_pulse_gen:1.0 - rate_gen
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_0
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_1
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_2
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_2
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_3
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /tx_fir_interpolator/cdc_sync_active/out_bits(undef) and /tx_fir_interpolator/rate_gen/rstn(rst)
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND_32
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_dac:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlconcat:2.1 - data_concat
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_tx_dma
Adding cell -- analog.com:user:util_dacfifo:1.0 - axi_adrv9009_dacfifo
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_rx_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_rx_xcvr
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding cell -- analog.com:user:jesd204_rx:1.0 - rx
Adding cell -- analog.com:user:util_cpack2:1.0 - util_adrv9009_rx_cpack
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_0
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_1
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_2
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_2
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_3
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_rx_dma
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_rx_os_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_rx_os_xcvr
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding cell -- analog.com:user:jesd204_rx:1.0 - rx
Adding cell -- analog.com:user:util_cpack2:1.0 - util_adrv9009_rx_os_cpack
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_rx_os_dma
Adding cell -- analog.com:user:util_adxcvr:1.0 - util_adrv9009_xcvr
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_tx_device_clk_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_rx_device_clk_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_rx_os_device_clk_rstgen
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_or
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp3_interconnect
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_tx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_qpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_3(undef)
Successfully read diagram <system> from BD file <C:/github/zcu102_adrv9009_xvr/design_xvr_adrv9009/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.117 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 15:12:46 2020...
