Timing Analyzer report for pipeline_project
<<<<<<< Updated upstream
Sat Nov 02 11:45:46 2019
=======
Fri Dec 13 16:10:52 2019
>>>>>>> Stashed changes
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Slow 1100mV 85C Model Metastability Summary
 13. Slow 1100mV 0C Model Fmax Summary
 14. Slow 1100mV 0C Model Setup Summary
 15. Slow 1100mV 0C Model Hold Summary
 16. Slow 1100mV 0C Model Recovery Summary
 17. Slow 1100mV 0C Model Removal Summary
 18. Slow 1100mV 0C Model Minimum Pulse Width Summary
 19. Slow 1100mV 0C Model Metastability Summary
 20. Fast 1100mV 85C Model Setup Summary
 21. Fast 1100mV 85C Model Hold Summary
 22. Fast 1100mV 85C Model Recovery Summary
 23. Fast 1100mV 85C Model Removal Summary
 24. Fast 1100mV 85C Model Minimum Pulse Width Summary
 25. Fast 1100mV 85C Model Metastability Summary
 26. Fast 1100mV 0C Model Setup Summary
 27. Fast 1100mV 0C Model Hold Summary
 28. Fast 1100mV 0C Model Recovery Summary
 29. Fast 1100mV 0C Model Removal Summary
 30. Fast 1100mV 0C Model Minimum Pulse Width Summary
 31. Fast 1100mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv 0c Model)
 36. Signal Integrity Metrics (Slow 1100mv 85c Model)
 37. Signal Integrity Metrics (Fast 1100mv 0c Model)
 38. Signal Integrity Metrics (Fast 1100mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pipeline_project                                    ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CEBA4F23C7                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
<<<<<<< Updated upstream
; Average used               ; 1.58        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  58.0%      ;
=======
; Average used               ; 1.51        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.7%      ;
;     Processor 3            ;  10.5%      ;
;     Processor 4            ;  10.5%      ;
;     Processor 5            ;   9.7%      ;
;     Processor 6            ;   9.7%      ;
>>>>>>> Stashed changes
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                      ; Source                                                                           ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; CLOCK_50                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { CLOCK_50 }                                                                      ;
; ID_EX:inst6|alu_code_out[0]                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { ID_EX:inst6|alu_code_out[0] }                                                   ;
; IF_ID:inst4|ins_out[26]                                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { IF_ID:inst4|ins_out[26] }                                                       ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 0.995  ; 1005.0 MHz ; 0.000 ; 0.497  ; 50.00      ; 10        ; 201         ;       ;        ;           ;            ; false    ; CLOCK_50                                                                    ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 39.800 ; 25.13 MHz  ; 0.000 ; 19.900 ; 50.00      ; 40        ; 1           ;       ;        ;           ;            ; false    ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] ; { inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
; key[0]                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { key[0] }                                                                        ;
+-------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


<<<<<<< Updated upstream
+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                 ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 59.87 MHz ; 59.87 MHz       ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 81.93 MHz ; 81.93 MHz       ; IF_ID:inst4|ins_out[26]                                                       ;      ;
; 93.18 MHz ; 93.18 MHz       ; key[0]                                                                        ;      ;
; 108.6 MHz ; 108.6 MHz       ; ID_EX:inst6|alu_code_out[0]                                                   ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
=======
+---------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 46.16 MHz  ; 46.16 MHz       ; SW[0]                                                                         ;      ;
; 52.29 MHz  ; 52.29 MHz       ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 65.44 MHz  ; 65.44 MHz       ; IF_ID:inst4|ins_out[0]                                                        ;      ;
; 66.41 MHz  ; 66.41 MHz       ; IF_ID:inst4|ins_out[26]                                                       ;      ;
; 104.67 MHz ; 104.67 MHz      ; ID_EX:inst6|alu_code_out[0]                                                   ;      ;
; 338.75 MHz ; 338.75 MHz      ; CLOCK_50                                                                      ;      ;
; 390.32 MHz ; 390.32 MHz      ; clk_div:inst31|clock_1Khz_reg                                                 ;      ;
; 391.85 MHz ; 391.85 MHz      ; clk_div:inst31|clock_100hz_reg                                                ;      ;
; 404.37 MHz ; 404.37 MHz      ; clk_div:inst31|clock_10Khz_reg                                                ;      ;
; 430.48 MHz ; 430.48 MHz      ; clk_div:inst31|clock_10Hz_reg                                                 ;      ;
; 439.95 MHz ; 439.95 MHz      ; clk_div:inst31|clock_100Khz_reg                                               ;      ;
; 444.64 MHz ; 444.64 MHz      ; clk_div:inst31|clock_1Mhz_reg                                                 ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
>>>>>>> Stashed changes
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
<<<<<<< Updated upstream
; IF_ID:inst4|ins_out[26]                                                       ; -16.030 ; -75.304       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -14.609 ; -443.176      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -10.970 ; -599.185      ;
; key[0]                                                                        ; -7.872  ; -4870.571     ;
=======
; ID_EX:inst6|alu_code_out[0]                                                   ; -19.842 ; -597.042      ;
; SW[0]                                                                         ; -18.408 ; -8591.093     ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -15.761 ; -719.602      ;
; IF_ID:inst4|ins_out[0]                                                        ; -15.648 ; -68.693       ;
; IF_ID:inst4|ins_out[26]                                                       ; -15.501 ; -79.939       ;
; CLOCK_50                                                                      ; -3.388  ; -23.591       ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -1.562  ; -8.078        ;
; clk_div:inst31|clock_100hz_reg                                                ; -1.552  ; -11.574       ;
; clk_div:inst31|clock_10Khz_reg                                                ; -1.473  ; -6.682        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -1.323  ; -7.260        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -1.273  ; -6.135        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -1.249  ; -4.961        ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -6.110 ; -206.461      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.260  ; 0.000         ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.786  ; 0.000         ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.831  ; 0.000         ;
=======
; SW[0]                                                                         ; -4.884 ; -92.029       ;
; IF_ID:inst4|ins_out[0]                                                        ; -1.665 ; -2.928        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.736 ; -0.972        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.200  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.252  ; 0.000         ;
; CLOCK_50                                                                      ; 0.476  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.770  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.790  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.803  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.809  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.897  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.905  ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -2.636 ; -1529.086     ;
; IF_ID:inst4|ins_out[26]                                                       ; -1.043 ; -10.204       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -0.137 ; -1.625        ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.949  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.495 ; 0.000         ;
=======
; SW[0]                                                                         ; -2.636 ; -2216.451     ;
; IF_ID:inst4|ins_out[0]                                                        ; -1.016 ; -19.622       ;
; clk_div:inst31|clock_100hz_reg                                                ; -0.538 ; -6.158        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -0.538 ; -4.700        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -0.538 ; -4.612        ;
; clk_div:inst31|clock_10Khz_reg                                                ; -0.538 ; -3.857        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -0.538 ; -3.844        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -0.538 ; -3.080        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.051 ; -0.096        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.093  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.196  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.503 ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
Worst Case Available Settling Time: 107.362 ns
=======
Worst Case Available Settling Time: 18.713 ns
>>>>>>> Stashed changes




+---------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
<<<<<<< Updated upstream
; 60.4 MHz   ; 60.4 MHz        ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 86.54 MHz  ; 86.54 MHz       ; IF_ID:inst4|ins_out[26]                                                       ;      ;
; 95.75 MHz  ; 95.75 MHz       ; key[0]                                                                        ;      ;
; 110.42 MHz ; 110.42 MHz      ; ID_EX:inst6|alu_code_out[0]                                                   ;      ;
=======
; 45.7 MHz   ; 45.7 MHz        ; SW[0]                                                                         ;      ;
; 52.42 MHz  ; 52.42 MHz       ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 67.83 MHz  ; 67.83 MHz       ; IF_ID:inst4|ins_out[0]                                                        ;      ;
; 68.18 MHz  ; 68.18 MHz       ; IF_ID:inst4|ins_out[26]                                                       ;      ;
; 103.73 MHz ; 103.73 MHz      ; ID_EX:inst6|alu_code_out[0]                                                   ;      ;
; 346.02 MHz ; 346.02 MHz      ; CLOCK_50                                                                      ;      ;
; 382.41 MHz ; 382.41 MHz      ; clk_div:inst31|clock_100hz_reg                                                ;      ;
; 382.85 MHz ; 382.85 MHz      ; clk_div:inst31|clock_1Khz_reg                                                 ;      ;
; 398.57 MHz ; 398.57 MHz      ; clk_div:inst31|clock_10Khz_reg                                                ;      ;
; 426.62 MHz ; 426.62 MHz      ; clk_div:inst31|clock_10Hz_reg                                                 ;      ;
; 440.33 MHz ; 440.33 MHz      ; clk_div:inst31|clock_100Khz_reg                                               ;      ;
; 442.09 MHz ; 442.09 MHz      ; clk_div:inst31|clock_1Mhz_reg                                                 ;      ;
>>>>>>> Stashed changes
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                      ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
<<<<<<< Updated upstream
; IF_ID:inst4|ins_out[26]                                                       ; -15.566 ; -73.406       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -14.484 ; -436.800      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -10.647 ; -579.780      ;
; key[0]                                                                        ; -7.550  ; -4534.809     ;
=======
; ID_EX:inst6|alu_code_out[0]                                                   ; -19.325 ; -580.322      ;
; SW[0]                                                                         ; -18.052 ; -8264.345     ;
; IF_ID:inst4|ins_out[0]                                                        ; -15.332 ; -66.860       ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -15.245 ; -695.027      ;
; IF_ID:inst4|ins_out[26]                                                       ; -15.081 ; -77.160       ;
; CLOCK_50                                                                      ; -3.054  ; -21.714       ;
; clk_div:inst31|clock_100hz_reg                                                ; -1.615  ; -11.738       ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -1.612  ; -8.137        ;
; clk_div:inst31|clock_10Khz_reg                                                ; -1.509  ; -6.860        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -1.344  ; -7.101        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -1.271  ; -6.049        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -1.262  ; -5.005        ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -5.891 ; -199.804      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.240  ; 0.000         ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.584  ; 0.000         ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.786  ; 0.000         ;
=======
; SW[0]                                                                         ; -4.762 ; -86.594       ;
; IF_ID:inst4|ins_out[0]                                                        ; -1.584 ; -2.667        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.884 ; -1.203        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.004  ; 0.000         ;
; CLOCK_50                                                                      ; 0.155  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.235  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.711  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.718  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.732  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.753  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.836  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.844  ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -2.636 ; -1456.148     ;
; IF_ID:inst4|ins_out[26]                                                       ; -1.111 ; -10.662       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -0.064 ; -0.379        ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.980  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.446 ; 0.000         ;
=======
; SW[0]                                                                         ; -2.636 ; -2369.502     ;
; IF_ID:inst4|ins_out[0]                                                        ; -1.113 ; -21.386       ;
; clk_div:inst31|clock_100hz_reg                                                ; -0.538 ; -6.164        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -0.538 ; -4.654        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -0.538 ; -4.626        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -0.538 ; -3.862        ;
; clk_div:inst31|clock_10Khz_reg                                                ; -0.538 ; -3.845        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -0.538 ; -3.092        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.056 ; -0.108        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.061  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.205  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.454 ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
Worst Case Available Settling Time: 107.583 ns
=======
Worst Case Available Settling Time: 18.691 ns
>>>>>>> Stashed changes




<<<<<<< Updated upstream
+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; IF_ID:inst4|ins_out[26]                                                       ; -9.097 ; -40.003       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -7.411 ; -224.711      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -6.175 ; -340.160      ;
; key[0]                                                                        ; -4.874 ; -2026.333     ;
+-------------------------------------------------------------------------------+--------+---------------+
=======
+---------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; ID_EX:inst6|alu_code_out[0]                                                   ; -10.501 ; -307.438      ;
; SW[0]                                                                         ; -10.484 ; -4493.745     ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -8.868  ; -396.230      ;
; IF_ID:inst4|ins_out[26]                                                       ; -8.186  ; -41.219       ;
; IF_ID:inst4|ins_out[0]                                                        ; -8.068  ; -34.663       ;
; CLOCK_50                                                                      ; -2.453  ; -15.423       ;
; clk_div:inst31|clock_100hz_reg                                                ; -0.444  ; -3.418        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -0.436  ; -2.335        ;
; clk_div:inst31|clock_10Khz_reg                                                ; -0.406  ; -1.789        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -0.353  ; -1.353        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -0.352  ; -1.691        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -0.349  ; -1.977        ;
+-------------------------------------------------------------------------------+---------+---------------+
>>>>>>> Stashed changes


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -3.070 ; -100.951      ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.110  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.136  ; 0.000         ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.739  ; 0.000         ;
=======
; SW[0]                                                                         ; -2.461 ; -54.942       ;
; IF_ID:inst4|ins_out[0]                                                        ; -1.145 ; -2.366        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.331 ; -0.557        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.014  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.135  ; 0.000         ;
; CLOCK_50                                                                      ; 0.207  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.303  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.315  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.322  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.326  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.381  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.383  ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -2.174 ; -782.701      ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.358 ; -3.123        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -0.116 ; -0.984        ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.643  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.784 ; 0.000         ;
=======
; SW[0]                                                                         ; -2.174 ; -1776.409     ;
; IF_ID:inst4|ins_out[0]                                                        ; -0.240 ; -3.875        ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.015  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.127  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.138  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.143  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.146  ; 0.000         ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.149  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.159  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.161  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.192  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.790 ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
Worst Case Available Settling Time: 112.359 ns
=======
Worst Case Available Settling Time: 19.276 ns
>>>>>>> Stashed changes




+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; IF_ID:inst4|ins_out[26]                                                       ; -8.303 ; -37.159       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; -6.906 ; -209.684      ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -5.835 ; -322.609      ;
; key[0]                                                                        ; -3.911 ; -1658.025     ;
=======
; ID_EX:inst6|alu_code_out[0]                                                   ; -9.205 ; -272.246      ;
; SW[0]                                                                         ; -9.129 ; -3865.703     ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -7.901 ; -355.221      ;
; IF_ID:inst4|ins_out[26]                                                       ; -7.285 ; -36.691       ;
; IF_ID:inst4|ins_out[0]                                                        ; -7.143 ; -30.673       ;
; CLOCK_50                                                                      ; -1.909 ; -11.879       ;
; clk_div:inst31|clock_100hz_reg                                                ; -0.386 ; -2.886        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; -0.379 ; -1.897        ;
; clk_div:inst31|clock_10Khz_reg                                                ; -0.349 ; -1.490        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; -0.288 ; -1.574        ;
; clk_div:inst31|clock_100Khz_reg                                               ; -0.284 ; -1.327        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; -0.280 ; -1.093        ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -2.990 ; -98.817       ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.122  ; 0.000         ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.139  ; 0.000         ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.639  ; 0.000         ;
=======
; SW[0]                                                                         ; -2.287 ; -53.234       ;
; IF_ID:inst4|ins_out[0]                                                        ; -0.992 ; -2.131        ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.380 ; -0.649        ;
; CLOCK_50                                                                      ; -0.032 ; -0.038        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.010  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.118  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.254  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.266  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.276  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.279  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.324  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.325  ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
<<<<<<< Updated upstream
; key[0]                                                                        ; -2.174 ; -725.413      ;
; IF_ID:inst4|ins_out[26]                                                       ; -0.288 ; -2.260        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.031  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.632  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.786 ; 0.000         ;
=======
; SW[0]                                                                         ; -2.174 ; -1672.362     ;
; IF_ID:inst4|ins_out[0]                                                        ; -0.176 ; -2.207        ;
; IF_ID:inst4|ins_out[26]                                                       ; 0.113  ; 0.000         ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; 0.128  ; 0.000         ;
; clk_div:inst31|clock_100hz_reg                                                ; 0.142  ; 0.000         ;
; clk_div:inst31|clock_100Khz_reg                                               ; 0.145  ; 0.000         ;
; clk_div:inst31|clock_10Hz_reg                                                 ; 0.145  ; 0.000         ;
; clk_div:inst31|clock_10Khz_reg                                                ; 0.162  ; 0.000         ;
; clk_div:inst31|clock_1Khz_reg                                                 ; 0.163  ; 0.000         ;
; ID_EX:inst6|alu_code_out[0]                                                   ; 0.210  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 0.497  ; 0.000         ;
; CLOCK_50                                                                      ; 9.202  ; 0.000         ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 18.791 ; 0.000         ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
Worst Case Available Settling Time: 112.999 ns
=======
Worst Case Available Settling Time: 19.301 ns
>>>>>>> Stashed changes




<<<<<<< Updated upstream
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                              ;
+--------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                          ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -16.030   ; -6.110   ; N/A      ; N/A     ; -2.636              ;
;  CLOCK_50                                                                      ; N/A       ; N/A      ; N/A      ; N/A     ; 9.632               ;
;  ID_EX:inst6|alu_code_out[0]                                                   ; -14.609   ; 0.110    ; N/A      ; N/A     ; -0.137              ;
;  IF_ID:inst4|ins_out[26]                                                       ; -16.030   ; 0.584    ; N/A      ; N/A     ; -1.111              ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A       ; N/A      ; N/A      ; N/A     ; 0.497               ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -10.970   ; 0.122    ; N/A      ; N/A     ; 18.446              ;
;  key[0]                                                                        ; -7.872    ; -6.110   ; N/A      ; N/A     ; -2.636              ;
; Design-wide TNS                                                                ; -5988.236 ; -206.461 ; 0.0      ; 0.0     ; -1540.915           ;
;  CLOCK_50                                                                      ; N/A       ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  ID_EX:inst6|alu_code_out[0]                                                   ; -443.176  ; 0.000    ; N/A      ; N/A     ; -1.625              ;
;  IF_ID:inst4|ins_out[26]                                                       ; -75.304   ; 0.000    ; N/A      ; N/A     ; -10.662             ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A       ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -599.185  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  key[0]                                                                        ; -4870.571 ; -206.461 ; N/A      ; N/A     ; -1529.086           ;
+--------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
=======
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                             ;
+--------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                          ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -19.842   ; -4.884  ; N/A      ; N/A     ; -2.636              ;
;  CLOCK_50                                                                      ; -3.388    ; -0.032  ; N/A      ; N/A     ; 9.192               ;
;  ID_EX:inst6|alu_code_out[0]                                                   ; -19.842   ; 0.004   ; N/A      ; N/A     ; 0.061               ;
;  IF_ID:inst4|ins_out[0]                                                        ; -15.648   ; -1.665  ; N/A      ; N/A     ; -1.113              ;
;  IF_ID:inst4|ins_out[26]                                                       ; -15.501   ; -0.884  ; N/A      ; N/A     ; -0.056              ;
;  SW[0]                                                                         ; -18.408   ; -4.884  ; N/A      ; N/A     ; -2.636              ;
;  clk_div:inst31|clock_100Khz_reg                                               ; -1.273    ; 0.276   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst31|clock_100hz_reg                                                ; -1.615    ; 0.324   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst31|clock_10Hz_reg                                                 ; -1.344    ; 0.254   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst31|clock_10Khz_reg                                                ; -1.509    ; 0.325   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst31|clock_1Khz_reg                                                 ; -1.612    ; 0.279   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst31|clock_1Mhz_reg                                                 ; -1.262    ; 0.266   ; N/A      ; N/A     ; -0.538              ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A       ; N/A     ; N/A      ; N/A     ; 0.497               ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -15.761   ; 0.118   ; N/A      ; N/A     ; 18.454              ;
; Design-wide TNS                                                                ; -10124.65 ; -95.929 ; 0.0      ; 0.0     ; -2417.239           ;
;  CLOCK_50                                                                      ; -23.591   ; -0.038  ; N/A      ; N/A     ; 0.000               ;
;  ID_EX:inst6|alu_code_out[0]                                                   ; -597.042  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  IF_ID:inst4|ins_out[0]                                                        ; -68.693   ; -2.928  ; N/A      ; N/A     ; -21.386             ;
;  IF_ID:inst4|ins_out[26]                                                       ; -79.939   ; -1.203  ; N/A      ; N/A     ; -0.108              ;
;  SW[0]                                                                         ; -8591.093 ; -92.029 ; N/A      ; N/A     ; -2369.502           ;
;  clk_div:inst31|clock_100Khz_reg                                               ; -6.135    ; 0.000   ; N/A      ; N/A     ; -3.862              ;
;  clk_div:inst31|clock_100hz_reg                                                ; -11.738   ; 0.000   ; N/A      ; N/A     ; -6.164              ;
;  clk_div:inst31|clock_10Hz_reg                                                 ; -7.260    ; 0.000   ; N/A      ; N/A     ; -4.626              ;
;  clk_div:inst31|clock_10Khz_reg                                                ; -6.860    ; 0.000   ; N/A      ; N/A     ; -3.857              ;
;  clk_div:inst31|clock_1Khz_reg                                                 ; -8.137    ; 0.000   ; N/A      ; N/A     ; -4.700              ;
;  clk_div:inst31|clock_1Mhz_reg                                                 ; -5.005    ; 0.000   ; N/A      ; N/A     ; -3.092              ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -719.602  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
>>>>>>> Stashed changes


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_HS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; CLOCK_50 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0495 V           ; 0.18 V                               ; 0.115 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0495 V          ; 0.18 V                              ; 0.115 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0495 V           ; 0.18 V                               ; 0.115 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0495 V          ; 0.18 V                              ; 0.115 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0495 V           ; 0.18 V                               ; 0.115 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0495 V          ; 0.18 V                              ; 0.115 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.4 V               ; -0.039 V            ; 0.21 V                               ; 0.145 V                              ; 4.67e-10 s                  ; 4.63e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.4 V              ; -0.039 V           ; 0.21 V                              ; 0.145 V                             ; 4.67e-10 s                 ; 4.63e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0495 V           ; 0.18 V                               ; 0.115 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0495 V          ; 0.18 V                              ; 0.115 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.0315 V           ; 0.205 V                              ; 0.182 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.0315 V          ; 0.205 V                             ; 0.182 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.0315 V           ; 0.205 V                              ; 0.182 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.0315 V          ; 0.205 V                             ; 0.182 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.0315 V           ; 0.205 V                              ; 0.182 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.0315 V          ; 0.205 V                             ; 0.182 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.56e-05 V                   ; 2.38 V              ; -0.026 V            ; 0.249 V                              ; 0.089 V                              ; 4.95e-10 s                  ; 6.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.56e-05 V                  ; 2.38 V             ; -0.026 V           ; 0.249 V                             ; 0.089 V                             ; 4.95e-10 s                 ; 6.01e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.0315 V           ; 0.205 V                              ; 0.182 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.0315 V          ; 0.205 V                             ; 0.182 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
<<<<<<< Updated upstream
; ID_EX:inst6|alu_code_out[0]                                                   ; ID_EX:inst6|alu_code_out[0]                                                   ; 108      ; 108      ; 0        ; 0        ;
; key[0]                                                                        ; ID_EX:inst6|alu_code_out[0]                                                   ; 0        ; 6061     ; 0        ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[26]                                                       ; 4        ; 4        ; 0        ; 0        ;
; key[0]                                                                        ; IF_ID:inst4|ins_out[26]                                                       ; 0        ; 168      ; 0        ; 0        ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1184694  ; 726      ; 759      ; 6253623  ;
; key[0]                                                                        ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 1024     ; 0        ; 32       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; key[0]                                                                        ; 0        ; 0        ; 32       ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; key[0]                                                                        ; 0        ; 0        ; 6        ; 0        ;
; key[0]                                                                        ; key[0]                                                                        ; 0        ; 3448     ; 96       ; 7819     ;
=======
; clk_div:inst31|clock_1Khz_reg                                                 ; clk_div:inst31|clock_1Khz_reg                                                 ; 19       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; clk_div:inst31|clock_1Mhz_reg                                                 ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; clk_div:inst31|clock_10Hz_reg                                                 ; 17       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Khz_reg                                                ; clk_div:inst31|clock_10Khz_reg                                                ; 15       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100hz_reg                                                ; clk_div:inst31|clock_100hz_reg                                                ; 24       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100Khz_reg                                               ; clk_div:inst31|clock_100Khz_reg                                               ; 14       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; CLOCK_50                                                                      ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; CLOCK_50                                                                      ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst31|clock_10Khz_reg                                                ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100hz_reg                                                ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100Khz_reg                                               ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; 100      ; 0        ; 0        ; 0        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; ID_EX:inst6|alu_code_out[0]                                                   ; 84       ; 84       ; 0        ; 0        ;
; SW[0]                                                                         ; ID_EX:inst6|alu_code_out[0]                                                   ; 235302   ; 0        ; 0        ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; IF_ID:inst4|ins_out[0]                                                        ; 20       ; 20       ; 20       ; 20       ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[0]                                                        ; 26       ; 26       ; 26       ; 26       ;
; SW[0]                                                                         ; IF_ID:inst4|ins_out[0]                                                        ; 388      ; 0        ; 388      ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; IF_ID:inst4|ins_out[26]                                                       ; 22       ; 22       ; 20       ; 20       ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[26]                                                       ; 27       ; 27       ; 26       ; 26       ;
; SW[0]                                                                         ; IF_ID:inst4|ins_out[26]                                                       ; 403      ; 0        ; 388      ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 0        ; 64       ; 64       ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1357786  ; 736      ; 761      ; 55842471 ;
; SW[0]                                                                         ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1024     ; 0        ; 3845     ; 352      ;
; ID_EX:inst6|alu_code_out[0]                                                   ; SW[0]                                                                         ; 316      ; 252      ; 0        ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; SW[0]                                                                         ; 9        ; 9        ; 0        ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; SW[0]                                                                         ; 304      ; 303      ; 0        ; 0        ;
; SW[0]                                                                         ; SW[0]                                                                         ; 404897   ; 768      ; 3578     ; 0        ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
<<<<<<< Updated upstream
; ID_EX:inst6|alu_code_out[0]                                                   ; ID_EX:inst6|alu_code_out[0]                                                   ; 108      ; 108      ; 0        ; 0        ;
; key[0]                                                                        ; ID_EX:inst6|alu_code_out[0]                                                   ; 0        ; 6061     ; 0        ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[26]                                                       ; 4        ; 4        ; 0        ; 0        ;
; key[0]                                                                        ; IF_ID:inst4|ins_out[26]                                                       ; 0        ; 168      ; 0        ; 0        ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1184694  ; 726      ; 759      ; 6253623  ;
; key[0]                                                                        ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 1024     ; 0        ; 32       ;
; ID_EX:inst6|alu_code_out[0]                                                   ; key[0]                                                                        ; 0        ; 0        ; 32       ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; key[0]                                                                        ; 0        ; 0        ; 6        ; 0        ;
; key[0]                                                                        ; key[0]                                                                        ; 0        ; 3448     ; 96       ; 7819     ;
=======
; clk_div:inst31|clock_1Khz_reg                                                 ; clk_div:inst31|clock_1Khz_reg                                                 ; 19       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; clk_div:inst31|clock_1Mhz_reg                                                 ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; clk_div:inst31|clock_10Hz_reg                                                 ; 17       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Khz_reg                                                ; clk_div:inst31|clock_10Khz_reg                                                ; 15       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100hz_reg                                                ; clk_div:inst31|clock_100hz_reg                                                ; 24       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100Khz_reg                                               ; clk_div:inst31|clock_100Khz_reg                                               ; 14       ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_1Khz_reg                                                 ; CLOCK_50                                                                      ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst31|clock_1Mhz_reg                                                 ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_10Hz_reg                                                 ; CLOCK_50                                                                      ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst31|clock_10Khz_reg                                                ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100hz_reg                                                ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst31|clock_100Khz_reg                                               ; CLOCK_50                                                                      ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; 100      ; 0        ; 0        ; 0        ;
; ID_EX:inst6|alu_code_out[0]                                                   ; ID_EX:inst6|alu_code_out[0]                                                   ; 84       ; 84       ; 0        ; 0        ;
; SW[0]                                                                         ; ID_EX:inst6|alu_code_out[0]                                                   ; 235302   ; 0        ; 0        ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; IF_ID:inst4|ins_out[0]                                                        ; 20       ; 20       ; 20       ; 20       ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[0]                                                        ; 26       ; 26       ; 26       ; 26       ;
; SW[0]                                                                         ; IF_ID:inst4|ins_out[0]                                                        ; 388      ; 0        ; 388      ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; IF_ID:inst4|ins_out[26]                                                       ; 22       ; 22       ; 20       ; 20       ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[26]                                                       ; 27       ; 27       ; 26       ; 26       ;
; SW[0]                                                                         ; IF_ID:inst4|ins_out[26]                                                       ; 403      ; 0        ; 388      ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 0        ; 64       ; 64       ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1357786  ; 736      ; 761      ; 55842471 ;
; SW[0]                                                                         ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1024     ; 0        ; 3845     ; 352      ;
; ID_EX:inst6|alu_code_out[0]                                                   ; SW[0]                                                                         ; 316      ; 252      ; 0        ; 0        ;
; IF_ID:inst4|ins_out[0]                                                        ; SW[0]                                                                         ; 9        ; 9        ; 0        ; 0        ;
; IF_ID:inst4|ins_out[26]                                                       ; SW[0]                                                                         ; 304      ; 303      ; 0        ; 0        ;
; SW[0]                                                                         ; SW[0]                                                                         ; 404897   ; 768      ; 3578     ; 0        ;
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
<<<<<<< Updated upstream
; Unconstrained Input Port Paths  ; 1246  ; 1246 ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 486   ; 486  ;
=======
; Unconstrained Input Port Paths  ; 1396  ; 1396 ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 554   ; 554  ;
>>>>>>> Stashed changes
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                        ; Clock                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; Base      ; Constrained ;
; ID_EX:inst6|alu_code_out[0]                                                   ; ID_EX:inst6|alu_code_out[0]                                                   ; Base      ; Constrained ;
; IF_ID:inst4|ins_out[26]                                                       ; IF_ID:inst4|ins_out[26]                                                       ; Base      ; Constrained ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; Constrained ;
; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; Constrained ;
; key[0]                                                                        ; key[0]                                                                        ; Base      ; Constrained ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
<<<<<<< Updated upstream
    Info: Processing started: Sat Nov 02 11:45:23 2019
=======
    Info: Processing started: Fri Dec 13 16:10:13 2019
>>>>>>> Stashed changes
Info: Command: quartus_sta pipeline_project -c pipeline_project
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 24 assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipeline_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 40 -duty_cycle 50.00 -name {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
<<<<<<< Updated upstream
    Info (332105): create_clock -period 1.000 -name key[0] key[0]
=======
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_10Khz_reg clk_div:inst31|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_100Khz_reg clk_div:inst31|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_1Mhz_reg clk_div:inst31|clock_1Mhz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_10Hz_reg clk_div:inst31|clock_10Hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_100hz_reg clk_div:inst31|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst31|clock_1Khz_reg clk_div:inst31|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name IF_ID:inst4|ins_out[0] IF_ID:inst4|ins_out[0]
    Info (332105): create_clock -period 1.000 -name ID_EX:inst6|alu_code_out[0] ID_EX:inst6|alu_code_out[0]
>>>>>>> Stashed changes
    Info (332105): create_clock -period 1.000 -name IF_ID:inst4|ins_out[26] IF_ID:inst4|ins_out[26]
    Info (332105): create_clock -period 1.000 -name ID_EX:inst6|alu_code_out[0] ID_EX:inst6|alu_code_out[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
<<<<<<< Updated upstream
=======
    Info (332098): Cell: inst14|jr~0  from: dataf  to: combout
    Info (332098): Cell: inst32|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout  from: datac  to: combout
>>>>>>> Stashed changes
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
<<<<<<< Updated upstream
Info (332146): Worst-case setup slack is -16.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.030             -75.304 IF_ID:inst4|ins_out[26] 
    Info (332119):   -14.609            -443.176 ID_EX:inst6|alu_code_out[0] 
    Info (332119):   -10.970            -599.185 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -7.872           -4870.571 key[0] 
Info (332146): Worst-case hold slack is -6.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.110            -206.461 key[0] 
    Info (332119):     0.260               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.786               0.000 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.831               0.000 ID_EX:inst6|alu_code_out[0] 
=======
Info (332146): Worst-case setup slack is -19.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.842            -597.042 ID_EX:inst6|alu_code_out[0] 
    Info (332119):   -18.408           -8591.093 SW[0] 
    Info (332119):   -15.761            -719.602 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):   -15.648             -68.693 IF_ID:inst4|ins_out[0] 
    Info (332119):   -15.501             -79.939 IF_ID:inst4|ins_out[26] 
    Info (332119):    -3.388             -23.591 CLOCK_50 
    Info (332119):    -1.562              -8.078 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -1.552             -11.574 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -1.473              -6.682 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -1.323              -7.260 clk_div:inst31|clock_10Hz_reg 
    Info (332119):    -1.273              -6.135 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -1.249              -4.961 clk_div:inst31|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -4.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.884             -92.029 SW[0] 
    Info (332119):    -1.665              -2.928 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.736              -0.972 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.200               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.252               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.476               0.000 CLOCK_50 
    Info (332119):     0.770               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.790               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.803               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.809               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.897               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.905               0.000 clk_div:inst31|clock_10Khz_reg 
>>>>>>> Stashed changes
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
<<<<<<< Updated upstream
    Info (332119):    -2.636           -1529.086 key[0] 
    Info (332119):    -1.043             -10.204 IF_ID:inst4|ins_out[26] 
    Info (332119):    -0.137              -1.625 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.949               0.000 CLOCK_50 
    Info (332119):    18.495               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 10 synchronizer chains.
=======
    Info (332119):    -2.636           -2216.451 SW[0] 
    Info (332119):    -1.016             -19.622 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.538              -6.158 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -0.538              -4.700 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -0.538              -4.612 clk_div:inst31|clock_10Hz_reg 
    Info (332119):    -0.538              -3.857 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -0.538              -3.844 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -0.538              -3.080 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):    -0.051              -0.096 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.093               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.196               0.000 CLOCK_50 
    Info (332119):    18.503               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 15 synchronizer chains.
>>>>>>> Stashed changes
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
    Info (332114): Worst Case Available Settling Time: 107.362 ns
=======
    Info (332114): Worst Case Available Settling Time: 18.713 ns
>>>>>>> Stashed changes
    Info (332114): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
<<<<<<< Updated upstream
=======
    Info (332098): Cell: inst14|jr~0  from: dataf  to: combout
    Info (332098): Cell: inst32|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout  from: datac  to: combout
>>>>>>> Stashed changes
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
<<<<<<< Updated upstream
Info (332146): Worst-case setup slack is -15.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.566             -73.406 IF_ID:inst4|ins_out[26] 
    Info (332119):   -14.484            -436.800 ID_EX:inst6|alu_code_out[0] 
    Info (332119):   -10.647            -579.780 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -7.550           -4534.809 key[0] 
Info (332146): Worst-case hold slack is -5.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.891            -199.804 key[0] 
    Info (332119):     0.240               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.584               0.000 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.786               0.000 ID_EX:inst6|alu_code_out[0] 
=======
Info (332146): Worst-case setup slack is -19.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.325            -580.322 ID_EX:inst6|alu_code_out[0] 
    Info (332119):   -18.052           -8264.345 SW[0] 
    Info (332119):   -15.332             -66.860 IF_ID:inst4|ins_out[0] 
    Info (332119):   -15.245            -695.027 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):   -15.081             -77.160 IF_ID:inst4|ins_out[26] 
    Info (332119):    -3.054             -21.714 CLOCK_50 
    Info (332119):    -1.615             -11.738 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -1.612              -8.137 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -1.509              -6.860 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -1.344              -7.101 clk_div:inst31|clock_10Hz_reg 
    Info (332119):    -1.271              -6.049 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -1.262              -5.005 clk_div:inst31|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -4.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.762             -86.594 SW[0] 
    Info (332119):    -1.584              -2.667 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.884              -1.203 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.004               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.155               0.000 CLOCK_50 
    Info (332119):     0.235               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.711               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.718               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.732               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.753               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.836               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.844               0.000 clk_div:inst31|clock_10Khz_reg 
>>>>>>> Stashed changes
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
<<<<<<< Updated upstream
    Info (332119):    -2.636           -1456.148 key[0] 
    Info (332119):    -1.111             -10.662 IF_ID:inst4|ins_out[26] 
    Info (332119):    -0.064              -0.379 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.980               0.000 CLOCK_50 
    Info (332119):    18.446               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 10 synchronizer chains.
=======
    Info (332119):    -2.636           -2369.502 SW[0] 
    Info (332119):    -1.113             -21.386 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.538              -6.164 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -0.538              -4.654 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -0.538              -4.626 clk_div:inst31|clock_10Hz_reg 
    Info (332119):    -0.538              -3.862 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -0.538              -3.845 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -0.538              -3.092 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):    -0.056              -0.108 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.061               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.205               0.000 CLOCK_50 
    Info (332119):    18.454               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 15 synchronizer chains.
>>>>>>> Stashed changes
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
    Info (332114): Worst Case Available Settling Time: 107.583 ns
=======
    Info (332114): Worst Case Available Settling Time: 18.691 ns
>>>>>>> Stashed changes
    Info (332114): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
<<<<<<< Updated upstream
=======
    Info (332098): Cell: inst14|jr~0  from: dataf  to: combout
    Info (332098): Cell: inst32|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout  from: datac  to: combout
>>>>>>> Stashed changes
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
<<<<<<< Updated upstream
Info (332146): Worst-case setup slack is -9.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.097             -40.003 IF_ID:inst4|ins_out[26] 
    Info (332119):    -7.411            -224.711 ID_EX:inst6|alu_code_out[0] 
    Info (332119):    -6.175            -340.160 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -4.874           -2026.333 key[0] 
Info (332146): Worst-case hold slack is -3.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.070            -100.951 key[0] 
    Info (332119):     0.110               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.136               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.739               0.000 IF_ID:inst4|ins_out[26] 
=======
Info (332146): Worst-case setup slack is -10.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.501            -307.438 ID_EX:inst6|alu_code_out[0] 
    Info (332119):   -10.484           -4493.745 SW[0] 
    Info (332119):    -8.868            -396.230 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -8.186             -41.219 IF_ID:inst4|ins_out[26] 
    Info (332119):    -8.068             -34.663 IF_ID:inst4|ins_out[0] 
    Info (332119):    -2.453             -15.423 CLOCK_50 
    Info (332119):    -0.444              -3.418 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -0.436              -2.335 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -0.406              -1.789 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -0.353              -1.353 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):    -0.352              -1.691 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -0.349              -1.977 clk_div:inst31|clock_10Hz_reg 
Info (332146): Worst-case hold slack is -2.461
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.461             -54.942 SW[0] 
    Info (332119):    -1.145              -2.366 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.331              -0.557 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.014               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.135               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.207               0.000 CLOCK_50 
    Info (332119):     0.303               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.315               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.322               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.326               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.381               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.383               0.000 clk_div:inst31|clock_10Khz_reg 
>>>>>>> Stashed changes
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
<<<<<<< Updated upstream
    Info (332119):    -2.174            -782.701 key[0] 
    Info (332119):    -0.358              -3.123 IF_ID:inst4|ins_out[26] 
    Info (332119):    -0.116              -0.984 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.643               0.000 CLOCK_50 
    Info (332119):    18.784               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 10 synchronizer chains.
=======
    Info (332119):    -2.174           -1776.409 SW[0] 
    Info (332119):    -0.240              -3.875 IF_ID:inst4|ins_out[0] 
    Info (332119):     0.015               0.000 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.127               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.138               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.143               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.146               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.149               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.159               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.161               0.000 clk_div:inst31|clock_10Khz_reg 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.192               0.000 CLOCK_50 
    Info (332119):    18.790               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 15 synchronizer chains.
>>>>>>> Stashed changes
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
    Info (332114): Worst Case Available Settling Time: 112.359 ns
    Info (332114): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
=======
    Info (332114): Worst Case Available Settling Time: 19.276 ns
    Info (332114): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst14|jr~0  from: dataf  to: combout
    Info (332098): Cell: inst32|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout  from: datac  to: combout
>>>>>>> Stashed changes
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
<<<<<<< Updated upstream
Info (332146): Worst-case setup slack is -8.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.303             -37.159 IF_ID:inst4|ins_out[26] 
    Info (332119):    -6.906            -209.684 ID_EX:inst6|alu_code_out[0] 
    Info (332119):    -5.835            -322.609 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -3.911           -1658.025 key[0] 
Info (332146): Worst-case hold slack is -2.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.990             -98.817 key[0] 
    Info (332119):     0.122               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.139               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.639               0.000 IF_ID:inst4|ins_out[26] 
=======
Info (332146): Worst-case setup slack is -9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.205            -272.246 ID_EX:inst6|alu_code_out[0] 
    Info (332119):    -9.129           -3865.703 SW[0] 
    Info (332119):    -7.901            -355.221 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -7.285             -36.691 IF_ID:inst4|ins_out[26] 
    Info (332119):    -7.143             -30.673 IF_ID:inst4|ins_out[0] 
    Info (332119):    -1.909             -11.879 CLOCK_50 
    Info (332119):    -0.386              -2.886 clk_div:inst31|clock_100hz_reg 
    Info (332119):    -0.379              -1.897 clk_div:inst31|clock_1Khz_reg 
    Info (332119):    -0.349              -1.490 clk_div:inst31|clock_10Khz_reg 
    Info (332119):    -0.288              -1.574 clk_div:inst31|clock_10Hz_reg 
    Info (332119):    -0.284              -1.327 clk_div:inst31|clock_100Khz_reg 
    Info (332119):    -0.280              -1.093 clk_div:inst31|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -2.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.287             -53.234 SW[0] 
    Info (332119):    -0.992              -2.131 IF_ID:inst4|ins_out[0] 
    Info (332119):    -0.380              -0.649 IF_ID:inst4|ins_out[26] 
    Info (332119):    -0.032              -0.038 CLOCK_50 
    Info (332119):     0.010               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.118               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.254               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.266               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.276               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.279               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.324               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.325               0.000 clk_div:inst31|clock_10Khz_reg 
>>>>>>> Stashed changes
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
<<<<<<< Updated upstream
    Info (332119):    -2.174            -725.413 key[0] 
    Info (332119):    -0.288              -2.260 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.031               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.632               0.000 CLOCK_50 
    Info (332119):    18.786               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 10 synchronizer chains.
=======
    Info (332119):    -2.174           -1672.362 SW[0] 
    Info (332119):    -0.176              -2.207 IF_ID:inst4|ins_out[0] 
    Info (332119):     0.113               0.000 IF_ID:inst4|ins_out[26] 
    Info (332119):     0.128               0.000 clk_div:inst31|clock_1Mhz_reg 
    Info (332119):     0.142               0.000 clk_div:inst31|clock_100hz_reg 
    Info (332119):     0.145               0.000 clk_div:inst31|clock_100Khz_reg 
    Info (332119):     0.145               0.000 clk_div:inst31|clock_10Hz_reg 
    Info (332119):     0.162               0.000 clk_div:inst31|clock_10Khz_reg 
    Info (332119):     0.163               0.000 clk_div:inst31|clock_1Khz_reg 
    Info (332119):     0.210               0.000 ID_EX:inst6|alu_code_out[0] 
    Info (332119):     0.497               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    18.791               0.000 inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 15 synchronizer chains.
>>>>>>> Stashed changes
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
<<<<<<< Updated upstream
    Info (332114): Worst Case Available Settling Time: 112.999 ns
=======
    Info (332114): Worst Case Available Settling Time: 19.301 ns
>>>>>>> Stashed changes
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings
<<<<<<< Updated upstream
    Info: Peak virtual memory: 5158 megabytes
    Info: Processing ended: Sat Nov 02 11:45:46 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:32
=======
    Info: Peak virtual memory: 5229 megabytes
    Info: Processing ended: Fri Dec 13 16:10:52 2019
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:56
>>>>>>> Stashed changes


