--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_control.twx top_control.ncd -o top_control.twr
top_control.pcf -ucf mine.ucf

Design file:              top_control.ncd
Physical constraint file: top_control.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    2.480(R)|      SLOW  |   -1.515(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |         8.366(R)|      SLOW  |         4.160(R)|      FAST  |clk_BUFGP         |   0.000|
anode<1>    |         7.956(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
anode<2>    |         7.826(R)|      SLOW  |         4.080(R)|      FAST  |clk_BUFGP         |   0.000|
anode<3>    |         8.360(R)|      SLOW  |         4.179(R)|      FAST  |clk_BUFGP         |   0.000|
dec         |         9.129(R)|      SLOW  |         4.630(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        11.682(R)|      SLOW  |         4.742(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        11.616(R)|      SLOW  |         4.841(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        11.995(R)|      SLOW  |         4.920(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        12.070(R)|      SLOW  |         5.168(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        12.146(R)|      SLOW  |         4.940(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        12.154(R)|      SLOW  |         5.194(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        11.886(R)|      SLOW  |         5.013(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.697|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 11 19:07:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



