

Implementation tool: Xilinx Vivado v.2023.2
Project:             rendering
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sun Jun 23 07:18:06 -03 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3554
FF:            2805
DSP:             12
BRAM:            39
URAM:             0
LATCH:            0
SRL:             62
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      4.801
Timing met
