INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/register_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sim_1/new/tb_CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CLA_4bits
