m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time78/sim
vfifo_sync
Z0 !s110 1695573619
!i10b 1
!s100 KnP@G1oAFBZGbLTV0>>Q82
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ig[fM>oX]nOO3E7fnE=>WJ0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/sim
w1695573616
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/fifo_sync.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/fifo_sync.v
!i122 3
L0 2 55
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695573619.000000
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/fifo_sync.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/fifo_sync.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_fifo_sync
R0
!i10b 1
!s100 6Nz^8X2kHeZoFA42Vk:@Y2
R1
Ice^0Q6Y;XN5J4Q^KoQURL1
R2
R3
w1695573550
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/tb_fifo_sync.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/tb_fifo_sync.v
!i122 4
L0 2 91
R4
r1
!s85 0
31
R5
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/tb_fifo_sync.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time79/tb_fifo_sync.v|
!i113 1
R6
R7
