// Seed: 1118936375
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2
);
  wor id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  supply0 id_5;
  assign id_5 = 1;
endmodule
module module_2 ();
  assign id_1[1 : 1'd0] = id_1;
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1
);
  always id_0 <= id_1;
  module_2 modCall_1 ();
endmodule
