OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/blabla/runs/mod4/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/blabla/runs/mod4/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/blabla/runs/mod4/tmp/routing/18-fill.def
[INFO ODB-0128] Design: blabla
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 1422 pins.
[INFO ODB-0131]     Created 154765 components and 627927 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 579040 connections.
[INFO ODB-0133]     Created 15124 nets and 48887 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/blabla/runs/mod4/tmp/routing/18-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   blabla
Die area:                 ( 0 0 ) ( 1200000 1200000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     154765
Number of terminals:      1422
Number of snets:          2
Number of nets:           15124

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 313.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1131912.
[INFO DRT-0033] mcon shape region query size = 2247472.
[INFO DRT-0033] met1 shape region query size = 336796.
[INFO DRT-0033] via shape region query size = 17360.
[INFO DRT-0033] met2 shape region query size = 11146.
[INFO DRT-0033] via2 shape region query size = 13888.
[INFO DRT-0033] met3 shape region query size = 11106.
[INFO DRT-0033] via3 shape region query size = 13888.
[INFO DRT-0033] met4 shape region query size = 3632.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1201 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 305 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 16937 groups.
#scanned instances     = 154765
#unique  instances     = 313
#stdCellGenAp          = 9109
#stdCellValidPlanarAp  = 51
#stdCellValidViaAp     = 6930
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 48887
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 636.58 (MB), peak = 699.92 (MB)
[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     112878

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 173 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 173 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 41110.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 37213.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20667.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 860.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 76.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 61853 vertical wires in 4 frboxes and 38073 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 11065 vertical wires in 4 frboxes and 14408 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:09, memory = 896.45 (MB), peak = 1087.54 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.45 (MB), peak = 1087.54 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:13, memory = 2425.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:48, memory = 4283.09 (MB).
    Completing 30% with 6567 violations.
    elapsed time = 00:00:59, memory = 4686.74 (MB).
    Completing 40% with 6567 violations.
    elapsed time = 00:01:26, memory = 4687.49 (MB).
    Completing 50% with 6567 violations.
    elapsed time = 00:01:53, memory = 4915.19 (MB).
    Completing 60% with 12683 violations.
    elapsed time = 00:02:07, memory = 4795.15 (MB).
    Completing 70% with 12683 violations.
    elapsed time = 00:02:53, memory = 4934.18 (MB).
    Completing 80% with 18810 violations.
    elapsed time = 00:03:07, memory = 5291.90 (MB).
    Completing 90% with 18810 violations.
    elapsed time = 00:03:41, memory = 5292.08 (MB).
    Completing 100% with 24287 violations.
    elapsed time = 00:04:14, memory = 5363.75 (MB).
[INFO DRT-0199]   Number of violations = 26343.
[INFO DRT-0267] cpu time = 00:08:20, elapsed time = 00:04:16, memory = 5363.84 (MB), peak = 5439.41 (MB)
Total wire length = 2434296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1178156 um.
Total wire length on LAYER met2 = 1172505 um.
Total wire length on LAYER met3 = 47134 um.
Total wire length on LAYER met4 = 36499 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 118961.
Up-via summary (total 118961):.

-------------------------
 FR_MASTERSLICE         0
            li1     48423
           met1     66224
           met2      3886
           met3       428
           met4         0
-------------------------
                   118961


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 26343 violations.
    elapsed time = 00:00:12, memory = 5363.90 (MB).
    Completing 20% with 26343 violations.
    elapsed time = 00:00:51, memory = 5363.90 (MB).
    Completing 30% with 23444 violations.
    elapsed time = 00:01:04, memory = 5589.24 (MB).
    Completing 40% with 23444 violations.
    elapsed time = 00:01:29, memory = 5589.78 (MB).
    Completing 50% with 23444 violations.
    elapsed time = 00:01:55, memory = 5589.79 (MB).
    Completing 60% with 21176 violations.
    elapsed time = 00:02:08, memory = 5589.84 (MB).
    Completing 70% with 21176 violations.
    elapsed time = 00:02:48, memory = 5589.89 (MB).
    Completing 80% with 17624 violations.
    elapsed time = 00:03:03, memory = 5589.91 (MB).
    Completing 90% with 17624 violations.
    elapsed time = 00:03:33, memory = 5589.87 (MB).
    Completing 100% with 15671 violations.
    elapsed time = 00:04:03, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 15672.
[INFO DRT-0267] cpu time = 00:07:55, elapsed time = 00:04:04, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2433914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1173438 um.
Total wire length on LAYER met2 = 1172487 um.
Total wire length on LAYER met3 = 51378 um.
Total wire length on LAYER met4 = 36609 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 121943.
Up-via summary (total 121943):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     68353
           met2      4690
           met3       502
           met4         0
-------------------------
                   121943


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 15672 violations.
    elapsed time = 00:00:09, memory = 5589.87 (MB).
    Completing 20% with 15672 violations.
    elapsed time = 00:00:49, memory = 5589.87 (MB).
    Completing 30% with 15617 violations.
    elapsed time = 00:00:57, memory = 5589.87 (MB).
    Completing 40% with 15617 violations.
    elapsed time = 00:01:26, memory = 5589.87 (MB).
    Completing 50% with 15617 violations.
    elapsed time = 00:01:48, memory = 5589.87 (MB).
    Completing 60% with 15289 violations.
    elapsed time = 00:02:03, memory = 5589.87 (MB).
    Completing 70% with 15289 violations.
    elapsed time = 00:02:41, memory = 5589.87 (MB).
    Completing 80% with 14791 violations.
    elapsed time = 00:02:47, memory = 5589.87 (MB).
    Completing 90% with 14791 violations.
    elapsed time = 00:03:21, memory = 5589.87 (MB).
    Completing 100% with 14432 violations.
    elapsed time = 00:03:40, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 14436.
[INFO DRT-0267] cpu time = 00:07:14, elapsed time = 00:03:41, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1172858 um.
Total wire length on LAYER met2 = 1172213 um.
Total wire length on LAYER met3 = 52181 um.
Total wire length on LAYER met4 = 36906 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 122489.
Up-via summary (total 122489):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     68711
           met2      4851
           met3       529
           met4         0
-------------------------
                   122489


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14436 violations.
    elapsed time = 00:00:14, memory = 5589.87 (MB).
    Completing 20% with 14436 violations.
    elapsed time = 00:01:05, memory = 5589.87 (MB).
    Completing 30% with 11846 violations.
    elapsed time = 00:01:16, memory = 5589.87 (MB).
    Completing 40% with 11846 violations.
    elapsed time = 00:01:54, memory = 5589.87 (MB).
    Completing 50% with 11846 violations.
    elapsed time = 00:02:35, memory = 5589.87 (MB).
    Completing 60% with 8911 violations.
    elapsed time = 00:02:52, memory = 5589.87 (MB).
    Completing 70% with 8911 violations.
    elapsed time = 00:03:49, memory = 5589.87 (MB).
    Completing 80% with 5971 violations.
    elapsed time = 00:04:04, memory = 5589.87 (MB).
    Completing 90% with 5971 violations.
    elapsed time = 00:04:45, memory = 5589.87 (MB).
    Completing 100% with 2837 violations.
    elapsed time = 00:05:27, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2844.
[INFO DRT-0267] cpu time = 00:10:45, elapsed time = 00:05:27, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2435393 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1127177 um.
Total wire length on LAYER met2 = 1167187 um.
Total wire length on LAYER met3 = 96877 um.
Total wire length on LAYER met4 = 44125 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132080.
Up-via summary (total 132080):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72381
           met2     10020
           met3      1279
           met4         2
-------------------------
                   132080


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2844 violations.
    elapsed time = 00:00:03, memory = 5589.87 (MB).
    Completing 20% with 2844 violations.
    elapsed time = 00:00:12, memory = 5589.87 (MB).
    Completing 30% with 2411 violations.
    elapsed time = 00:00:19, memory = 5589.87 (MB).
    Completing 40% with 2411 violations.
    elapsed time = 00:00:24, memory = 5589.87 (MB).
    Completing 50% with 2411 violations.
    elapsed time = 00:00:31, memory = 5589.87 (MB).
    Completing 60% with 1545 violations.
    elapsed time = 00:00:33, memory = 5589.87 (MB).
    Completing 70% with 1545 violations.
    elapsed time = 00:00:47, memory = 5589.87 (MB).
    Completing 80% with 840 violations.
    elapsed time = 00:00:55, memory = 5589.87 (MB).
    Completing 90% with 840 violations.
    elapsed time = 00:01:04, memory = 5589.87 (MB).
    Completing 100% with 228 violations.
    elapsed time = 00:01:12, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 228.
[INFO DRT-0267] cpu time = 00:02:16, elapsed time = 00:01:13, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2435146 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1123033 um.
Total wire length on LAYER met2 = 1166114 um.
Total wire length on LAYER met3 = 100720 um.
Total wire length on LAYER met4 = 45251 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132396.
Up-via summary (total 132396):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72406
           met2     10239
           met3      1351
           met4         2
-------------------------
                   132396


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 228 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 228 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 192 violations.
    elapsed time = 00:00:01, memory = 5589.87 (MB).
    Completing 40% with 192 violations.
    elapsed time = 00:00:01, memory = 5589.87 (MB).
    Completing 50% with 192 violations.
    elapsed time = 00:00:03, memory = 5589.87 (MB).
    Completing 60% with 142 violations.
    elapsed time = 00:00:04, memory = 5589.87 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:05, memory = 5589.87 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:08, memory = 5589.87 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:08, memory = 5589.87 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:09, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:10, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122801 um.
Total wire length on LAYER met2 = 1165999 um.
Total wire length on LAYER met3 = 100861 um.
Total wire length on LAYER met4 = 45301 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132351.
Up-via summary (total 132351):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72375
           met2     10224
           met3      1352
           met4         2
-------------------------
                   132351


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122817 um.
Total wire length on LAYER met2 = 1165988 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132346.
Up-via summary (total 132346):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72376
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132346


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122816 um.
Total wire length on LAYER met2 = 1165988 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132346.
Up-via summary (total 132346):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72376
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132346


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122817 um.
Total wire length on LAYER met2 = 1165988 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132346.
Up-via summary (total 132346):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72376
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132346


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434966 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122816 um.
Total wire length on LAYER met2 = 1165990 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434967 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122817 um.
Total wire length on LAYER met2 = 1165990 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434966 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122816 um.
Total wire length on LAYER met2 = 1165990 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434967 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122817 um.
Total wire length on LAYER met2 = 1165990 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434966 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122817 um.
Total wire length on LAYER met2 = 1165989 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434967 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122818 um.
Total wire length on LAYER met2 = 1165989 um.
Total wire length on LAYER met3 = 100834 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10220
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122805 um.
Total wire length on LAYER met2 = 1165983 um.
Total wire length on LAYER met3 = 100851 um.
Total wire length on LAYER met4 = 45298 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132348.
Up-via summary (total 132348):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72374
           met2     10224
           met3      1350
           met4         2
-------------------------
                   132348


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434955 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122769 um.
Total wire length on LAYER met2 = 1165973 um.
Total wire length on LAYER met3 = 100872 um.
Total wire length on LAYER met4 = 45313 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132358.
Up-via summary (total 132358):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72378
           met2     10230
           met3      1350
           met4         2
-------------------------
                   132358


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5589.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5589.87 (MB), peak = 5589.92 (MB)
Total wire length = 2434858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122564 um.
Total wire length on LAYER met2 = 1165806 um.
Total wire length on LAYER met3 = 101079 um.
Total wire length on LAYER met4 = 45382 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132267.
Up-via summary (total 132267):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72329
           met2     10190
           met3      1348
           met4         2
-------------------------
                   132267


[INFO DRT-0198] Complete detail routing.
Total wire length = 2434858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1122564 um.
Total wire length on LAYER met2 = 1165806 um.
Total wire length on LAYER met3 = 101079 um.
Total wire length on LAYER met4 = 45382 um.
Total wire length on LAYER met5 = 25 um.
Total number of vias = 132267.
Up-via summary (total 132267):.

-------------------------
 FR_MASTERSLICE         0
            li1     48398
           met1     72329
           met2     10190
           met3      1348
           met4         2
-------------------------
                   132267


[INFO DRT-0267] cpu time = 00:37:05, elapsed time = 00:19:05, memory = 5589.87 (MB), peak = 5589.92 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/blabla/runs/mod4/results/routing/blabla.def
