Starting Monte Carlo Sampling...

Current time: Thu Jan 20 13:56:50 2022 

Variation: All
Sampling Method: Low-Discrepancy Sequence
Seed: 

MonteCarlo.4
Number of points completed: 100
Number of simulation errors: 200
MonteCarlo.4 completed. 
Current time: Thu Jan 20 14:12:37 2022 
Monte Carlo Sampling yield summary:
Number of spec values are in this yield data: 18
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	CDAC:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	Discharge_CLK:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	ENOB:	Yield	100%
		Min 9.84819	Max 9.84819	Mean 9.84819	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	Ideal_ADC_CLK:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	SFDR:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 100
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	SINAD:	Yield	100%
		Min 61.0529	Max 61.0529	Mean 61.0529	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	SNHR:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 100
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	Sine_In:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c0:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c1:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c2:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c3:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c4:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c5:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c6:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c7:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c8:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0
Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1	Nominal - 
	c9:	Yield	0%
		Min 0	Max 0	Mean 0	Number of errors 0

Better_ADCs:Cap_DAC_2V5D_Mismatch_Test:1
	Overall Yield	100%	Number of points passed	100	Total number of points	100

Estimated yield = 100% (100/100), 100 errors
Estimated yield (No opregions) = 100% (100/100)
