Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 18 17:38:41 2017
| Host         : DESKTOP-1Q958FF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fullyconnected_control_sets_placed.rpt
| Design       : fullyconnected
| Device       : xc7k70t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           20627 |         3147 |
| No           | No                    | Yes                    |              82 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             129 |           20 |
| Yes          | No                    | Yes                    |             155 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | valid_out_i_1_n_0                            |                  |                1 |              1 |
|  clk_IBUF_BUFG | store_in_addr[5]_i_1_n_0                     | rst_IBUF         |                1 |              6 |
|  clk_IBUF_BUFG | store_shift_addr[15]_i_1_n_0                 | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG | d1/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid | rst_IBUF         |                5 |             15 |
|  clk_IBUF_BUFG | last_b                                       | rst_IBUF         |               11 |             64 |
|  clk_IBUF_BUFG | store_in_enable                              | rst_IBUF         |               16 |             64 |
|  clk_IBUF_BUFG |                                              | rst_IBUF         |               13 |             82 |
|  clk_IBUF_BUFG | div_top0                                     |                  |               19 |            128 |
|  clk_IBUF_BUFG |                                              |                  |             3152 |          20642 |
+----------------+----------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     2 |
| 15     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


