INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHRISUS/Taller/project_8/project_8.srcs/sources_1/new/CODDEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CODDEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHRISUS/Taller/project_8/project_8.srcs/sources_1/new/CodificadorB-G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHRISUS/Taller/project_5/project_5.srcs/sources_1/new/DecodificadorG-B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodificadorGB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHRISUS/Taller/project_8/project_8.srcs/sim_1/new/cod to dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cod_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHRISUS/Taller/project_8/project_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
