digraph "CFG for '_Z10testKernelPfS_' function" {
	label="CFG for '_Z10testKernelPfS_' function";

	Node0x5d9b7e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !5, !invariant.load !6\l  %8 = zext i32 %3 to i64\l  %9 = getelementptr inbounds float, float addrspace(1)* %0, i64 %8\l  %10 = load float, float addrspace(1)* %9, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %11 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %3\l  store float %10, float addrspace(3)* %11, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %12 = uitofp i16 %7 to float\l  %13 = load float, float addrspace(3)* %11, align 4, !tbaa !7\l  %14 = fmul contract float %13, %12\l  store float %14, float addrspace(3)* %11, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %15 = load float, float addrspace(3)* %11, align 4, !tbaa !7\l  %16 = getelementptr inbounds float, float addrspace(1)* %1, i64 %8\l  store float %15, float addrspace(1)* %16, align 4, !tbaa !7\l  ret void\l}"];
}
