<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6700/ip/hpm_qei_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6700_2ip_2hpm__qei__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_qei_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6700_2ip_2hpm__qei__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_QEI_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_QEI_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __RW uint32_t CR;                          <span class="comment">/* 0x0: Control register */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    __RW uint32_t PHCFG;                       <span class="comment">/* 0x4: Phase configure register */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __RW uint32_t WDGCFG;                      <span class="comment">/* 0x8: Watchdog configure register */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    __RW uint32_t PHIDX;                       <span class="comment">/* 0xC: Phase index register */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t TRGOEN;                      <span class="comment">/* 0x10: Tigger output enable register */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    __RW uint32_t READEN;                      <span class="comment">/* 0x14: Read event enable register */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    __RW uint32_t ZCMP;                        <span class="comment">/* 0x18: Z comparator */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    __RW uint32_t PHCMP;                       <span class="comment">/* 0x1C: Phase comparator */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    __RW uint32_t SPDCMP;                      <span class="comment">/* 0x20: Speed comparator */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    __RW uint32_t DMAEN;                       <span class="comment">/* 0x24: DMA request enable register */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    __RW uint32_t SR;                          <span class="comment">/* 0x28: Status register */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    __RW uint32_t IRQEN;                       <span class="comment">/* 0x2C: Interrupt request register */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        __RW uint32_t Z;                       <span class="comment">/* 0x30: Z counter */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        __R  uint32_t PH;                      <span class="comment">/* 0x34: Phase counter */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        __RW uint32_t SPD;                     <span class="comment">/* 0x38: Speed counter */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        __R  uint32_t TMR;                     <span class="comment">/* 0x3C: Timer counter */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structQEI__Type.html#ab800687206cd4f5fb9ea2720cc841837">   30</a></span>&#160;    } COUNT[4];</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    __R  uint32_t SPDHIS[4];                   <span class="comment">/* 0x70 - 0x7C: Speed history */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;} <a class="code" href="structQEI__Type.html">QEI_Type</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* Bitfield definition for register: CR */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * READ (WO)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * 1- load phcnt, zcnt, spdcnt and tmrcnt into their read registers. Hardware auto-clear; read as 0</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a80bc68ac18b9cc30269db5a666973203">   41</a></span>&#160;<span class="preprocessor">#define QEI_CR_READ_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7efe588d65d95d61cea2eddd95965c1d">   42</a></span>&#160;<span class="preprocessor">#define QEI_CR_READ_SHIFT (31U)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af38b63ac92faadb2264be6789fb22582">   43</a></span>&#160;<span class="preprocessor">#define QEI_CR_READ_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_READ_SHIFT) &amp; QEI_CR_READ_MASK)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3e7295e3724017d0cf0268b54f188ef2">   44</a></span>&#160;<span class="preprocessor">#define QEI_CR_READ_GET(x) (((uint32_t)(x) &amp; QEI_CR_READ_MASK) &gt;&gt; QEI_CR_READ_SHIFT)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * HRSTSPD (RW)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * 1- reset spdcnt when H assert</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac5d2c5276c39efe603e8165b9d8454e3">   51</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTSPD_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac0b93b9e33cc7c83c9e01397172880fd">   52</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTSPD_SHIFT (18U)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a33f3d53c21838887fedff6f03200a0b7">   53</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTSPD_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HRSTSPD_SHIFT) &amp; QEI_CR_HRSTSPD_MASK)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aecdad0b01392b32f41baca6f484f9325">   54</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTSPD_GET(x) (((uint32_t)(x) &amp; QEI_CR_HRSTSPD_MASK) &gt;&gt; QEI_CR_HRSTSPD_SHIFT)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * HRSTPH (RW)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * 1- reset phcnt when H assert</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac1a0153600f512335246a0f644a739b4">   61</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTPH_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1886f5cef6ce25fbf126feac161d16b0">   62</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTPH_SHIFT (17U)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac8ac04891f2f8d19546e85fd7f07b101">   63</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTPH_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HRSTPH_SHIFT) &amp; QEI_CR_HRSTPH_MASK)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a8fcf44675870ec72b274037c31daa4c8">   64</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTPH_GET(x) (((uint32_t)(x) &amp; QEI_CR_HRSTPH_MASK) &gt;&gt; QEI_CR_HRSTPH_SHIFT)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * HRSTZ (RW)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * 1- reset zcnt when H assert</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1b66c2411ec44d68fe5e959ec2fe9db1">   71</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTZ_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a62ba1787f0a42ba3fe75dc4533f990b0">   72</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTZ_SHIFT (16U)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7335074d210e39a74acaa6014a75ba54">   73</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTZ_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HRSTZ_SHIFT) &amp; QEI_CR_HRSTZ_MASK)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a94d964f81c8419d85b496e703b73d036">   74</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRSTZ_GET(x) (((uint32_t)(x) &amp; QEI_CR_HRSTZ_MASK) &gt;&gt; QEI_CR_HRSTZ_SHIFT)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * PAUSESPD (RW)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * 1- pause spdcnt when PAUSE assert</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae00e9f89a57a2cfa25cfe518f23ad42f">   81</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSESPD_MASK (0x4000U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6cbbf93db3c3f5e0ccea917337f78675">   82</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSESPD_SHIFT (14U)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a76b2507cdfe6c3aa3592e958a9ba92ab">   83</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSESPD_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_PAUSESPD_SHIFT) &amp; QEI_CR_PAUSESPD_MASK)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac1e3bfc74fee84d3464ab6e702fb9272">   84</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSESPD_GET(x) (((uint32_t)(x) &amp; QEI_CR_PAUSESPD_MASK) &gt;&gt; QEI_CR_PAUSESPD_SHIFT)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * PAUSEPH (RW)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * 1- pause phcnt when PAUSE assert</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af194a29df0d44ebbcb3568f6641d8468">   91</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEPH_MASK (0x2000U)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5b02ad7fa30b4dfaec03e4ce4378fcb0">   92</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEPH_SHIFT (13U)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a517d782efef13221cf2abfd861e170df">   93</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEPH_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_PAUSEPH_SHIFT) &amp; QEI_CR_PAUSEPH_MASK)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aac69eb2347427f43f52bd0dcd016207c">   94</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEPH_GET(x) (((uint32_t)(x) &amp; QEI_CR_PAUSEPH_MASK) &gt;&gt; QEI_CR_PAUSEPH_SHIFT)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * PAUSEZ (RW)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * 1- pause zcnt when PAUSE assert</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6e4d266462f7fb1c23eec37847111a86">  101</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEZ_MASK (0x1000U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af64e98db59ba4cf77f253f91abdbc26c">  102</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEZ_SHIFT (12U)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7be12e2f6d872a4998611b5dc77ffe98">  103</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEZ_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_PAUSEZ_SHIFT) &amp; QEI_CR_PAUSEZ_MASK)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4b932247a1901136087a516a6902c4fa">  104</a></span>&#160;<span class="preprocessor">#define QEI_CR_PAUSEZ_GET(x) (((uint32_t)(x) &amp; QEI_CR_PAUSEZ_MASK) &gt;&gt; QEI_CR_PAUSEZ_SHIFT)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * HRDIR1 (RW)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * 1- HOMEF will set at H rising edge when dir == 1 (negative rotation direction)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a26bad3fc3d7a343c9511ad31cf32abe5">  111</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR1_MASK (0x800U)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afcbe0f651b30e6c26e3de696ae17385d">  112</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR1_SHIFT (11U)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad110a77f5d5e08a7c356ab610f5743f8">  113</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HRDIR1_SHIFT) &amp; QEI_CR_HRDIR1_MASK)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a97c2d13e8da035944651ae4ba89c1b54">  114</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR1_GET(x) (((uint32_t)(x) &amp; QEI_CR_HRDIR1_MASK) &gt;&gt; QEI_CR_HRDIR1_SHIFT)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * HRDIR0 (RW)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * 1- HOMEF will set at H rising edge when dir == 0 (positive rotation direction)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4bfd9d74a6c4667702accf8cfdb3e249">  121</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR0_MASK (0x400U)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0b9a8cbba5e04749ec64b0563d9176d1">  122</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR0_SHIFT (10U)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2ce5a222281ce764f5daf8af6d8c1a0e">  123</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HRDIR0_SHIFT) &amp; QEI_CR_HRDIR0_MASK)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5227ea9846af3f4fa576b293015a6fa5">  124</a></span>&#160;<span class="preprocessor">#define QEI_CR_HRDIR0_GET(x) (((uint32_t)(x) &amp; QEI_CR_HRDIR0_MASK) &gt;&gt; QEI_CR_HRDIR0_SHIFT)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * HFDIR1 (RW)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * 1- HOMEF will set at H falling edge when dir == 1 (negative rotation direction)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a90fac507f3adb0eb9f7e9777279c3fd6">  131</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR1_MASK (0x200U)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af801c54082190027ff6fc4f12fad82ab">  132</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR1_SHIFT (9U)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9d3617523683d4cc587b2427b0e0e6db">  133</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HFDIR1_SHIFT) &amp; QEI_CR_HFDIR1_MASK)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a03c5d96302aebf9aa8c95079507782c5">  134</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR1_GET(x) (((uint32_t)(x) &amp; QEI_CR_HFDIR1_MASK) &gt;&gt; QEI_CR_HFDIR1_SHIFT)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * HFDIR0 (RW)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * 1- HOMEF will set at H falling edge when dir == 1 (positive rotation direction)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2e3c5bb1f5bb93d6cf8585bc19ee7ae2">  141</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR0_MASK (0x100U)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a82a564bd5e985a1815391f7af319b79a">  142</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR0_SHIFT (8U)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a48d5d3643150b85e1d4d346c2a1e6a2f">  143</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_HFDIR0_SHIFT) &amp; QEI_CR_HFDIR0_MASK)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab65eb5ff7119f0dcbadf2e0c50ef4e17">  144</a></span>&#160;<span class="preprocessor">#define QEI_CR_HFDIR0_GET(x) (((uint32_t)(x) &amp; QEI_CR_HFDIR0_MASK) &gt;&gt; QEI_CR_HFDIR0_SHIFT)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * SNAPEN (RW)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * 1- load phcnt, zcnt, spdcnt and tmrcnt into their snap registers when snapi input assert</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aaba83a2dcdebe0633f92d45100408093">  151</a></span>&#160;<span class="preprocessor">#define QEI_CR_SNAPEN_MASK (0x20U)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a36d53af6e3db5b667de7c06d30d9ec0b">  152</a></span>&#160;<span class="preprocessor">#define QEI_CR_SNAPEN_SHIFT (5U)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5536f5a1dafb694cf1ada5c3530d270f">  153</a></span>&#160;<span class="preprocessor">#define QEI_CR_SNAPEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_SNAPEN_SHIFT) &amp; QEI_CR_SNAPEN_MASK)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab2b3eecbf71547b83789e51b2dac0668">  154</a></span>&#160;<span class="preprocessor">#define QEI_CR_SNAPEN_GET(x) (((uint32_t)(x) &amp; QEI_CR_SNAPEN_MASK) &gt;&gt; QEI_CR_SNAPEN_SHIFT)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * RSTCNT (RW)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * 1- reset zcnt, spdcnt and tmrcnt to 0. reset phcnt to phidx</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3afa8a5a97a6311b71fc568788088205">  161</a></span>&#160;<span class="preprocessor">#define QEI_CR_RSTCNT_MASK (0x10U)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab54ba719fb712072610ee24f785ca292">  162</a></span>&#160;<span class="preprocessor">#define QEI_CR_RSTCNT_SHIFT (4U)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7906c9a0782abf28042bed6233fb4cb4">  163</a></span>&#160;<span class="preprocessor">#define QEI_CR_RSTCNT_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_RSTCNT_SHIFT) &amp; QEI_CR_RSTCNT_MASK)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af4f2395057edb2425e0190389701eafa">  164</a></span>&#160;<span class="preprocessor">#define QEI_CR_RSTCNT_GET(x) (((uint32_t)(x) &amp; QEI_CR_RSTCNT_MASK) &gt;&gt; QEI_CR_RSTCNT_SHIFT)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * ENCTYP (RW)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * 00-abz; 01-pd; 10-ud; 11-reserved</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a31b54d56d4d23a4f3cadfed3eb749c2b">  171</a></span>&#160;<span class="preprocessor">#define QEI_CR_ENCTYP_MASK (0x3U)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a690feccc95a8838db8c661a184560b48">  172</a></span>&#160;<span class="preprocessor">#define QEI_CR_ENCTYP_SHIFT (0U)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a38d92d76c8f4c80abcaf65a1d0f632a8">  173</a></span>&#160;<span class="preprocessor">#define QEI_CR_ENCTYP_SET(x) (((uint32_t)(x) &lt;&lt; QEI_CR_ENCTYP_SHIFT) &amp; QEI_CR_ENCTYP_MASK)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab68f65e7550c4cfdd6a8824436d8556c">  174</a></span>&#160;<span class="preprocessor">#define QEI_CR_ENCTYP_GET(x) (((uint32_t)(x) &amp; QEI_CR_ENCTYP_MASK) &gt;&gt; QEI_CR_ENCTYP_SHIFT)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* Bitfield definition for register: PHCFG */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * ZCNTCFG (RW)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * 1- zcnt will increment when phcnt upcount to phmax, decrement when phcnt downcount to 0</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * 0- zcnt will increment or decrement when Z input assert</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a153ecb769a656989e566490801288340">  183</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_ZCNTCFG_MASK (0x400000UL)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad8a435855cd5477bf4bac0d2a93ba48c">  184</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_ZCNTCFG_SHIFT (22U)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2bdc677d604f01a91f18fe645d079496">  185</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_ZCNTCFG_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCFG_ZCNTCFG_SHIFT) &amp; QEI_PHCFG_ZCNTCFG_MASK)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4b57cac2acaf85feec0aca0524b30d57">  186</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_ZCNTCFG_GET(x) (((uint32_t)(x) &amp; QEI_PHCFG_ZCNTCFG_MASK) &gt;&gt; QEI_PHCFG_ZCNTCFG_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * PHCALIZ (RW)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * 1- phcnt will set to phidx when Z input assert</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a633400aa636b9bb585783dfdd855f93f">  193</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHCALIZ_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3a51c950f59261f30919f75b6ee0058a">  194</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHCALIZ_SHIFT (21U)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a516e3673315eb33a7ebfe4aef6b4b0cf">  195</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHCALIZ_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCFG_PHCALIZ_SHIFT) &amp; QEI_PHCFG_PHCALIZ_MASK)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0a032361c262dc952c37c59b3afdc6b3">  196</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHCALIZ_GET(x) (((uint32_t)(x) &amp; QEI_PHCFG_PHCALIZ_MASK) &gt;&gt; QEI_PHCFG_PHCALIZ_SHIFT)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * PHMAX (RW)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * maximum phcnt number, phcnt will rollover to 0 when it upcount to phmax</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae6e66d879e831368df4183b986f49818">  203</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHMAX_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#abb222e9536010f20e1f78c08cc25f301">  204</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHMAX_SHIFT (0U)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0375d43e16f9e3f985fa5812d762d5c8">  205</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHMAX_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCFG_PHMAX_SHIFT) &amp; QEI_PHCFG_PHMAX_MASK)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4b52013014e767d9c27ab2361b5e7697">  206</a></span>&#160;<span class="preprocessor">#define QEI_PHCFG_PHMAX_GET(x) (((uint32_t)(x) &amp; QEI_PHCFG_PHMAX_MASK) &gt;&gt; QEI_PHCFG_PHMAX_SHIFT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Bitfield definition for register: WDGCFG */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * 1- enable wdog counter</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7ada9a9cffd8a728fce07d2e6a4b9eb8">  214</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae9ec5df6cb571555dc33568b39881bc2">  215</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad98a339bcff5c935f354e46eb29a4803">  216</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_WDGCFG_WDGEN_SHIFT) &amp; QEI_WDGCFG_WDGEN_MASK)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9a79e8ac7a0dc385ef994ee94b7e2606">  217</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGEN_GET(x) (((uint32_t)(x) &amp; QEI_WDGCFG_WDGEN_MASK) &gt;&gt; QEI_WDGCFG_WDGEN_SHIFT)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * WDGTO (RW)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * watch dog timeout value</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a664471769b4d752d01b6b74e6e5d4eff">  224</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGTO_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1c23ada9ec648bd496b1836db416f739">  225</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGTO_SHIFT (0U)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afa665fb90fb3fa7b88af2a710f8d8e00">  226</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGTO_SET(x) (((uint32_t)(x) &lt;&lt; QEI_WDGCFG_WDGTO_SHIFT) &amp; QEI_WDGCFG_WDGTO_MASK)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1182ddd0022651ce0b7867a4c41fef4e">  227</a></span>&#160;<span class="preprocessor">#define QEI_WDGCFG_WDGTO_GET(x) (((uint32_t)(x) &amp; QEI_WDGCFG_WDGTO_MASK) &gt;&gt; QEI_WDGCFG_WDGTO_SHIFT)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* Bitfield definition for register: PHIDX */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * PHIDX (RW)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * phcnt reset value, phcnt will reset to phidx when phcaliz set to 1</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1344150d88968eb828de4518cab0a249">  235</a></span>&#160;<span class="preprocessor">#define QEI_PHIDX_PHIDX_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a022fab3feba6a1e903e8bdcb311bc0a8">  236</a></span>&#160;<span class="preprocessor">#define QEI_PHIDX_PHIDX_SHIFT (0U)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab5bff9cb1c6b3e7c8d8abc41b9984c6f">  237</a></span>&#160;<span class="preprocessor">#define QEI_PHIDX_PHIDX_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHIDX_PHIDX_SHIFT) &amp; QEI_PHIDX_PHIDX_MASK)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6712a50acd3dfb2be931b950dd468929">  238</a></span>&#160;<span class="preprocessor">#define QEI_PHIDX_PHIDX_GET(x) (((uint32_t)(x) &amp; QEI_PHIDX_PHIDX_MASK) &gt;&gt; QEI_PHIDX_PHIDX_SHIFT)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* Bitfield definition for register: TRGOEN */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * 1- enable trigger output when wdg flag set</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#abea3a4022823eb40ba1d0e876cffed7b">  246</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9e4485b68497759b9379752fb29ac598">  247</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a933113e75b429737e93368df0c3bed5c">  248</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_TRGOEN_WDGFEN_SHIFT) &amp; QEI_TRGOEN_WDGFEN_MASK)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a78c532dfe9d71448c41422bb8a5cae6b">  249</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEI_TRGOEN_WDGFEN_MASK) &gt;&gt; QEI_TRGOEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * 1- enable trigger output when homef flag set</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1328770e9ffdbe10b30d0aca410cc3ee">  256</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#abee0e037a9a82d3d6700fc867f7723ab">  257</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6e0385937fe9b4207f1ff94512bf0e0f">  258</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_TRGOEN_HOMEFEN_SHIFT) &amp; QEI_TRGOEN_HOMEFEN_MASK)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af2e1cefc8ec3543fb342033b2b40f000">  259</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEI_TRGOEN_HOMEFEN_MASK) &gt;&gt; QEI_TRGOEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * 1- enable trigger output when poscmpf flag set</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a308b64c14eac6099e479217854060f52">  266</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0a85a77c50070159bce5d86195f29f2d">  267</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0762f65de02bda2882fb1fa1b47a3620">  268</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_TRGOEN_POSCMPFEN_SHIFT) &amp; QEI_TRGOEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a953984f1d8f3cf59f1760ba43c6471eb">  269</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEI_TRGOEN_POSCMPFEN_MASK) &gt;&gt; QEI_TRGOEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * 1- enable trigger output when zphf flag set</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aecee2cc2d0b5b6a3e76621050aeb8150">  276</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a676ad447ab41a312a3910819fd4da6f9">  277</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a454981838c9743f5d6d804a5e5736d98">  278</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_TRGOEN_ZPHFEN_SHIFT) &amp; QEI_TRGOEN_ZPHFEN_MASK)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad33c4869fbf089307fa722e1ca4d8311">  279</a></span>&#160;<span class="preprocessor">#define QEI_TRGOEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEI_TRGOEN_ZPHFEN_MASK) &gt;&gt; QEI_TRGOEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* Bitfield definition for register: READEN */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * 1- load counters to their read registers when wdg flag set</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#adfaa0644383186c2060b53899b88d524">  287</a></span>&#160;<span class="preprocessor">#define QEI_READEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a30617ccbed63f8fa1cfe68d76f77aada">  288</a></span>&#160;<span class="preprocessor">#define QEI_READEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#affe3e06b6f18d4bf6abc687be3a05440">  289</a></span>&#160;<span class="preprocessor">#define QEI_READEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_READEN_WDGFEN_SHIFT) &amp; QEI_READEN_WDGFEN_MASK)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a692ae7eed926f694cd5711e33c1b97bf">  290</a></span>&#160;<span class="preprocessor">#define QEI_READEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEI_READEN_WDGFEN_MASK) &gt;&gt; QEI_READEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * 1- load counters to their read registers when homef flag set</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#acb1c817109d7882830368a857b6db3c9">  297</a></span>&#160;<span class="preprocessor">#define QEI_READEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae1f58f03c3d7e3836878dacb1ffb81d1">  298</a></span>&#160;<span class="preprocessor">#define QEI_READEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac28a76a0c1decf3f88c0071b93b9b6c5">  299</a></span>&#160;<span class="preprocessor">#define QEI_READEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_READEN_HOMEFEN_SHIFT) &amp; QEI_READEN_HOMEFEN_MASK)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9622a24efc483b0fc9f8823ee13878b1">  300</a></span>&#160;<span class="preprocessor">#define QEI_READEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEI_READEN_HOMEFEN_MASK) &gt;&gt; QEI_READEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * 1- load counters to their read registers when poscmpf flag set</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a83f74340070a45fea6877c93d11cb7c7">  307</a></span>&#160;<span class="preprocessor">#define QEI_READEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac1586ba96dbbfeed349c4ae11f564661">  308</a></span>&#160;<span class="preprocessor">#define QEI_READEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2a1f220c918f57047366cc21e2aa87f7">  309</a></span>&#160;<span class="preprocessor">#define QEI_READEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_READEN_POSCMPFEN_SHIFT) &amp; QEI_READEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9faa8efc0450bf2153bdb00761b1d150">  310</a></span>&#160;<span class="preprocessor">#define QEI_READEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEI_READEN_POSCMPFEN_MASK) &gt;&gt; QEI_READEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * 1- load counters to their read registers when zphf flag set</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aa6c4df4b1207aedc6ffbbdeb4cf8b897">  317</a></span>&#160;<span class="preprocessor">#define QEI_READEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af351d8ace46567870d90e9da99c3b620">  318</a></span>&#160;<span class="preprocessor">#define QEI_READEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2bb80a304daa9c2a65ec5f3401a77460">  319</a></span>&#160;<span class="preprocessor">#define QEI_READEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_READEN_ZPHFEN_SHIFT) &amp; QEI_READEN_ZPHFEN_MASK)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a067ea31a0061d8b0aa6dde4122208184">  320</a></span>&#160;<span class="preprocessor">#define QEI_READEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEI_READEN_ZPHFEN_MASK) &gt;&gt; QEI_READEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* Bitfield definition for register: ZCMP */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * ZCMP (RW)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * zcnt postion compare value</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac6b79269eb89df61c643b8b5889aa86a">  328</a></span>&#160;<span class="preprocessor">#define QEI_ZCMP_ZCMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#adb95279a1dee28cf9bcbc897c7d5c625">  329</a></span>&#160;<span class="preprocessor">#define QEI_ZCMP_ZCMP_SHIFT (0U)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a8ea2eba28ba2a19677fc170a88af4330">  330</a></span>&#160;<span class="preprocessor">#define QEI_ZCMP_ZCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEI_ZCMP_ZCMP_SHIFT) &amp; QEI_ZCMP_ZCMP_MASK)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aab934e998c0342cc331107a6661da233">  331</a></span>&#160;<span class="preprocessor">#define QEI_ZCMP_ZCMP_GET(x) (((uint32_t)(x) &amp; QEI_ZCMP_ZCMP_MASK) &gt;&gt; QEI_ZCMP_ZCMP_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* Bitfield definition for register: PHCMP */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * ZCMPDIS (RW)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * 1- postion compare not include zcnt</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0b9eb40f592b02f56a1252e4c65f8eb7">  339</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_ZCMPDIS_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2ddd51e9aaec27bb196810beff85d69a">  340</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_ZCMPDIS_SHIFT (31U)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7561529ddfd4b1dab89f6f24e1ddd7ae">  341</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_ZCMPDIS_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCMP_ZCMPDIS_SHIFT) &amp; QEI_PHCMP_ZCMPDIS_MASK)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a861ba6a5dd1482006694f47f239ae512">  342</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_ZCMPDIS_GET(x) (((uint32_t)(x) &amp; QEI_PHCMP_ZCMPDIS_MASK) &gt;&gt; QEI_PHCMP_ZCMPDIS_SHIFT)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * DIRCMPDIS (RW)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> * 1- postion compare not include rotation direction</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aba184919a1a8f68473f1d822fac1a66d">  349</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMPDIS_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a42335689bdc3335a42538a0f51f13336">  350</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMPDIS_SHIFT (30U)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab8bd58ee6b36e0e98907fe8a800a6a06">  351</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMPDIS_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCMP_DIRCMPDIS_SHIFT) &amp; QEI_PHCMP_DIRCMPDIS_MASK)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae801fc15b843aeb7043bb7cd2fc72b31">  352</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMPDIS_GET(x) (((uint32_t)(x) &amp; QEI_PHCMP_DIRCMPDIS_MASK) &gt;&gt; QEI_PHCMP_DIRCMPDIS_SHIFT)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * DIRCMP (RW)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * 0- position compare need positive rotation</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * 1- position compare need negative rotation</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad7e03f764f7a2b1b8636f9cb2b8a3503">  360</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMP_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aafee11faf384ce8ee58ea56b8053c31e">  361</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMP_SHIFT (29U)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad0465c02b134a561d6555a9f7be18310">  362</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCMP_DIRCMP_SHIFT) &amp; QEI_PHCMP_DIRCMP_MASK)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4b90d2a57e46365b2b21392cb191f6b7">  363</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_DIRCMP_GET(x) (((uint32_t)(x) &amp; QEI_PHCMP_DIRCMP_MASK) &gt;&gt; QEI_PHCMP_DIRCMP_SHIFT)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * PHCMP (RW)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * phcnt position compare value</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac83298e19d61485354e5b672fadf9788">  370</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_PHCMP_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5bfe797cc2f104d6e03382fada98ed7e">  371</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_PHCMP_SHIFT (0U)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3287c8fdc6e38c0a6f22ad2eaeee0287">  372</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_PHCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEI_PHCMP_PHCMP_SHIFT) &amp; QEI_PHCMP_PHCMP_MASK)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5bd98f1b8796b78fc2c940acf63b0e1d">  373</a></span>&#160;<span class="preprocessor">#define QEI_PHCMP_PHCMP_GET(x) (((uint32_t)(x) &amp; QEI_PHCMP_PHCMP_MASK) &gt;&gt; QEI_PHCMP_PHCMP_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* Bitfield definition for register: SPDCMP */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * SPDCMP (RW)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * spdcnt position compare value</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2ae6dccbcbe2eeede496e1f8f126365f">  381</a></span>&#160;<span class="preprocessor">#define QEI_SPDCMP_SPDCMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a568894602ae2023901da7d0fcca74d70">  382</a></span>&#160;<span class="preprocessor">#define QEI_SPDCMP_SPDCMP_SHIFT (0U)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac19f47d499efb6af0fe8dc0cecd39026">  383</a></span>&#160;<span class="preprocessor">#define QEI_SPDCMP_SPDCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEI_SPDCMP_SPDCMP_SHIFT) &amp; QEI_SPDCMP_SPDCMP_MASK)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a982a790b74db14983f4449a962ddcc99">  384</a></span>&#160;<span class="preprocessor">#define QEI_SPDCMP_SPDCMP_GET(x) (((uint32_t)(x) &amp; QEI_SPDCMP_SPDCMP_MASK) &gt;&gt; QEI_SPDCMP_SPDCMP_SHIFT)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* Bitfield definition for register: DMAEN */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * 1- generate dma request when wdg flag set</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad789f2995cb6a652165a3d6f2c56a22c">  392</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a0633213eb9dc435392d4e239b8e6670a">  393</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aba50d5d96952ee5701fa2ac18b2791bd">  394</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_DMAEN_WDGFEN_SHIFT) &amp; QEI_DMAEN_WDGFEN_MASK)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#adbdea9b4a400202e273a19ad043cec21">  395</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEI_DMAEN_WDGFEN_MASK) &gt;&gt; QEI_DMAEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * 1- generate dma request when homef flag set</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a86a08e97bc8821733751cc00dedec0e0">  402</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4053e808abad92bc9f8ccc00bdca5cfb">  403</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a81a3248b25da2198b7e288c42bf8519c">  404</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_DMAEN_HOMEFEN_SHIFT) &amp; QEI_DMAEN_HOMEFEN_MASK)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad4912d86f6b98259097ffc84549fb05f">  405</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEI_DMAEN_HOMEFEN_MASK) &gt;&gt; QEI_DMAEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * 1- generate dma request when poscmpf flag set</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5ee37d0531ab04f4e5caf094b41109c8">  412</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7f42ef223f66c696a7716bcbf6c72584">  413</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a17448ca6b1373763428b1e5d456e0373">  414</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_DMAEN_POSCMPFEN_SHIFT) &amp; QEI_DMAEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a9f75c5eb7b920c9a16cf49758d9d2ad5">  415</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEI_DMAEN_POSCMPFEN_MASK) &gt;&gt; QEI_DMAEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> * 1- generate dma request when zphf flag set</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a4d6a142c1682708eb93b039a81b48d70">  422</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a76f552b3861541ad1df6826311afd90f">  423</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a574699acd8268bc1df53cbbade7f4b8a">  424</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEI_DMAEN_ZPHFEN_SHIFT) &amp; QEI_DMAEN_ZPHFEN_MASK)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae36d1a3b8a4f3a9010c79f7d3e82a728">  425</a></span>&#160;<span class="preprocessor">#define QEI_DMAEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEI_DMAEN_ZPHFEN_MASK) &gt;&gt; QEI_DMAEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * WDGF (RW)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * watchdog flag</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af108b7fdd029ef34dc32c9383cf445d7">  433</a></span>&#160;<span class="preprocessor">#define QEI_SR_WDGF_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a04e754eacdd28ecbe3d5be05075d9518">  434</a></span>&#160;<span class="preprocessor">#define QEI_SR_WDGF_SHIFT (31U)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a5bc68bf1fa9362fe18131c6414a070c4">  435</a></span>&#160;<span class="preprocessor">#define QEI_SR_WDGF_SET(x) (((uint32_t)(x) &lt;&lt; QEI_SR_WDGF_SHIFT) &amp; QEI_SR_WDGF_MASK)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac3f151d58b702636f62467cc3171acc2">  436</a></span>&#160;<span class="preprocessor">#define QEI_SR_WDGF_GET(x) (((uint32_t)(x) &amp; QEI_SR_WDGF_MASK) &gt;&gt; QEI_SR_WDGF_SHIFT)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * HOMEF (RW)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * home flag</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a171b512a44696939387f2c7618f1d89d">  443</a></span>&#160;<span class="preprocessor">#define QEI_SR_HOMEF_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a022df3f281350e347250c1cf88ec1f63">  444</a></span>&#160;<span class="preprocessor">#define QEI_SR_HOMEF_SHIFT (30U)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab5a5a4aa7e086f6c3266230058121fba">  445</a></span>&#160;<span class="preprocessor">#define QEI_SR_HOMEF_SET(x) (((uint32_t)(x) &lt;&lt; QEI_SR_HOMEF_SHIFT) &amp; QEI_SR_HOMEF_MASK)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a441156f251105829138c353ef5da8002">  446</a></span>&#160;<span class="preprocessor">#define QEI_SR_HOMEF_GET(x) (((uint32_t)(x) &amp; QEI_SR_HOMEF_MASK) &gt;&gt; QEI_SR_HOMEF_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * POSCMPF (RW)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * postion compare match flag</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6b247c86d5816f84e8799e93a67bf366">  453</a></span>&#160;<span class="preprocessor">#define QEI_SR_POSCMPF_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a8b2e992403ce4df2aaca6fe87bd1b79a">  454</a></span>&#160;<span class="preprocessor">#define QEI_SR_POSCMPF_SHIFT (29U)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aa6d022dcb8ed0e8f796697d19e8ed03f">  455</a></span>&#160;<span class="preprocessor">#define QEI_SR_POSCMPF_SET(x) (((uint32_t)(x) &lt;&lt; QEI_SR_POSCMPF_SHIFT) &amp; QEI_SR_POSCMPF_MASK)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a34afce8b846868a8b376c49c41505d69">  456</a></span>&#160;<span class="preprocessor">#define QEI_SR_POSCMPF_GET(x) (((uint32_t)(x) &amp; QEI_SR_POSCMPF_MASK) &gt;&gt; QEI_SR_POSCMPF_SHIFT)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * ZPHF (RW)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * z input flag</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a60acd3477d415f277df71b0956fa9450">  463</a></span>&#160;<span class="preprocessor">#define QEI_SR_ZPHF_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a179d52a85b6f3580ebf5b307e7d3354e">  464</a></span>&#160;<span class="preprocessor">#define QEI_SR_ZPHF_SHIFT (28U)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab4b1f7c0b2b38a21136af3b9b3d55571">  465</a></span>&#160;<span class="preprocessor">#define QEI_SR_ZPHF_SET(x) (((uint32_t)(x) &lt;&lt; QEI_SR_ZPHF_SHIFT) &amp; QEI_SR_ZPHF_MASK)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ab5af3c9928f695d86b58fe099f8b2b8b">  466</a></span>&#160;<span class="preprocessor">#define QEI_SR_ZPHF_GET(x) (((uint32_t)(x) &amp; QEI_SR_ZPHF_MASK) &gt;&gt; QEI_SR_ZPHF_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Bitfield definition for register: IRQEN */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * WDGIE (RW)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * 1- generate interrupt when wdg flag set</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a284ec1c7caeb2506e524b5689033c473">  474</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_WDGIE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac774c745abd2c43e31acc159a86f061e">  475</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_WDGIE_SHIFT (31U)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6acba36938acc8a33f5308c541a2a9a6">  476</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_WDGIE_SET(x) (((uint32_t)(x) &lt;&lt; QEI_IRQEN_WDGIE_SHIFT) &amp; QEI_IRQEN_WDGIE_MASK)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a13d5e7f59080b01bad7a1dc6325e9fd2">  477</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_WDGIE_GET(x) (((uint32_t)(x) &amp; QEI_IRQEN_WDGIE_MASK) &gt;&gt; QEI_IRQEN_WDGIE_SHIFT)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * HOMEIE (RW)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * 1- generate interrupt when homef flag set</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a320b9622ecad9599e5b6381df5f71b91">  484</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_HOMEIE_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afa693760fdc6edd883899d2c3f06b115">  485</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_HOMEIE_SHIFT (30U)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a794b7a3a70852e50072b19e84c5b4300">  486</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_HOMEIE_SET(x) (((uint32_t)(x) &lt;&lt; QEI_IRQEN_HOMEIE_SHIFT) &amp; QEI_IRQEN_HOMEIE_MASK)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a88ad922c63d7bd391b785f616d5245ac">  487</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_HOMEIE_GET(x) (((uint32_t)(x) &amp; QEI_IRQEN_HOMEIE_MASK) &gt;&gt; QEI_IRQEN_HOMEIE_SHIFT)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * POSCMPIE (RW)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * 1- generate interrupt when poscmpf flag set</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aaebb81194c693e4c92880b2d66ec4bfe">  494</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_POSCMPIE_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a8aa8ff9d88d9d2b280f8d68884c3d15d">  495</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_POSCMPIE_SHIFT (29U)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1d8bf0742f6c20044ea607976998b8ff">  496</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_POSCMPIE_SET(x) (((uint32_t)(x) &lt;&lt; QEI_IRQEN_POSCMPIE_SHIFT) &amp; QEI_IRQEN_POSCMPIE_MASK)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3edfa1e878d52389169d1ae273f37302">  497</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_POSCMPIE_GET(x) (((uint32_t)(x) &amp; QEI_IRQEN_POSCMPIE_MASK) &gt;&gt; QEI_IRQEN_POSCMPIE_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * ZPHIE (RW)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * 1- generate interrupt when zphf flag set</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aad885239c8695db28bfd479de603e666">  504</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_ZPHIE_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a6a080b4cc4284b31f105503ac4fd9594">  505</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_ZPHIE_SHIFT (28U)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a914ee01a28b5bfac46f9bcca21183bdc">  506</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_ZPHIE_SET(x) (((uint32_t)(x) &lt;&lt; QEI_IRQEN_ZPHIE_SHIFT) &amp; QEI_IRQEN_ZPHIE_MASK)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a72cd8e0645c1957061055420b69e5a55">  507</a></span>&#160;<span class="preprocessor">#define QEI_IRQEN_ZPHIE_GET(x) (((uint32_t)(x) &amp; QEI_IRQEN_ZPHIE_MASK) &gt;&gt; QEI_IRQEN_ZPHIE_SHIFT)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* Bitfield definition for register of struct array COUNT: Z */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * ZCNT (RW)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * zcnt value</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a52a23adf8bea58cad43b136093839ded">  515</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_Z_ZCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a92514cc3224bb1d644f5a6464ed58fdf">  516</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_Z_ZCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a16c1321e52507689d8b1680b7b8e6278">  517</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_Z_ZCNT_SET(x) (((uint32_t)(x) &lt;&lt; QEI_COUNT_Z_ZCNT_SHIFT) &amp; QEI_COUNT_Z_ZCNT_MASK)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a73c0bd3d078b396c112225c3e315d87b">  518</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_Z_ZCNT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_Z_ZCNT_MASK) &gt;&gt; QEI_COUNT_Z_ZCNT_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Bitfield definition for register of struct array COUNT: PH */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * DIR (RO)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * 1- reverse rotation</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * 0- forward rotation</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af4bc4b0afaf9c9f250109f4527809db1">  527</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_DIR_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a73ee2fee63159c599664ca2d87de952e">  528</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_DIR_SHIFT (30U)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afdc0e657e1f5cfa19c8506a65980c91a">  529</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_DIR_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_PH_DIR_MASK) &gt;&gt; QEI_COUNT_PH_DIR_SHIFT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * ASTAT (RO)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * 1- a input is high</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * 0- a input is low</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a70c6d5416af477522e2d36448cfa629a">  537</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_ASTAT_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7a13bf72aeb8c707b51b3626e54f8fe1">  538</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_ASTAT_SHIFT (26U)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3f13520162cb1ebe3c00a2b9b5586b55">  539</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_ASTAT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_PH_ASTAT_MASK) &gt;&gt; QEI_COUNT_PH_ASTAT_SHIFT)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * BSTAT (RO)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * 1- b input is high</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * 0- b input is low</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a8d8974551c1e403cfa84d5c09bf68fea">  547</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_BSTAT_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#acc420f4a4b3ca1a364e252304eb6d5a0">  548</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_BSTAT_SHIFT (25U)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3407ef66eac116d0689c25de5a3866b4">  549</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_BSTAT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_PH_BSTAT_MASK) &gt;&gt; QEI_COUNT_PH_BSTAT_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * PHCNT (RO)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * phcnt value</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac7381218388977e704b9d54ea1929fa3">  556</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_PHCNT_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afe8898fa9fcd91646dd243487210db82">  557</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_PHCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a20c8a46de002be190f93839d8b1918db">  558</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_PH_PHCNT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_PH_PHCNT_MASK) &gt;&gt; QEI_COUNT_PH_PHCNT_SHIFT)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* Bitfield definition for register of struct array COUNT: SPD */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * DIR (RO)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * 1- reverse rotation</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> * 0- forward rotation</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a823700276f01b14c512be9424af7c6c6">  567</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_DIR_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a39b363c1d3c7612fbbb0f67e6a61ae25">  568</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_DIR_SHIFT (31U)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a7c22c4d41cae8a02f20ffa12699d311a">  569</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_DIR_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_SPD_DIR_MASK) &gt;&gt; QEI_COUNT_SPD_DIR_SHIFT)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * ASTAT (RO)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * 1- a input is high</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * 0- a input is low</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad0bc123eeba6775001f1b4ea886062c9">  577</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_ASTAT_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aef07072993a4c95c431bf3e81af3a497">  578</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_ASTAT_SHIFT (30U)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a054ebb690b1bb371e09150f7f32ffb5b">  579</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_ASTAT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_SPD_ASTAT_MASK) &gt;&gt; QEI_COUNT_SPD_ASTAT_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * BSTAT (RW)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * 1- b input is high</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * 0- b input is low</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a95602660dfadd35dfd0e83189d72d63f">  587</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_BSTAT_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#af65625c838a191c9306fbe5d092f4f24">  588</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_BSTAT_SHIFT (29U)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#aaba04d6434c6dbbdeabd433baf52c290">  589</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_BSTAT_SET(x) (((uint32_t)(x) &lt;&lt; QEI_COUNT_SPD_BSTAT_SHIFT) &amp; QEI_COUNT_SPD_BSTAT_MASK)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a54272e7095fe5d5178620c621f2cf858">  590</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_BSTAT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_SPD_BSTAT_MASK) &gt;&gt; QEI_COUNT_SPD_BSTAT_SHIFT)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * SPDCNT (RO)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * spdcnt value</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3c8cef95e69e184044c30f0ae07bff98">  597</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_SPDCNT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ad2a5525506ae5d12dc583c792f384b49">  598</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_SPDCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a588d6e3de450e269f7932426832a1f0b">  599</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SPD_SPDCNT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_SPD_SPDCNT_MASK) &gt;&gt; QEI_COUNT_SPD_SPDCNT_SHIFT)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Bitfield definition for register of struct array COUNT: TMR */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> * TMRCNT (RO)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * 32 bit free run timer</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a152d58242c8c27d3f4968bbeef632261">  607</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_TMR_TMRCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a93f39167f809bcc9893bd22cf21f5c5a">  608</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_TMR_TMRCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae3707f102fd2d1751636ce858fab638d">  609</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_TMR_TMRCNT_GET(x) (((uint32_t)(x) &amp; QEI_COUNT_TMR_TMRCNT_MASK) &gt;&gt; QEI_COUNT_TMR_TMRCNT_SHIFT)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* Bitfield definition for register array: SPDHIS */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * SPDHIS0 (RO)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> * copy of spdcnt, load from spdcnt after any transition from a = low, b = low</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#afd70705f6ae73d5184ca701c89a44979">  617</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ace3a1467d1b42c302ec6a32f5de7ec20">  618</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS0_SHIFT (0U)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a2d9e72ec1880d972c15ebadcb1765f5e">  619</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS0_GET(x) (((uint32_t)(x) &amp; QEI_SPDHIS_SPDHIS0_MASK) &gt;&gt; QEI_SPDHIS_SPDHIS0_SHIFT)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* COUNT register group index macro definition */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ae5f0f72029d94002f172e41f61244662">  624</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_CURRENT (0UL)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a1c386a2786b6a7f3b3804ac3028f248b">  625</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_READ (1UL)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a82c74af9511950ee678cc61760ade5c4">  626</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SNAP0 (2UL)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3725b8339a05159bea3fb24245add430">  627</a></span>&#160;<span class="preprocessor">#define QEI_COUNT_SNAP1 (3UL)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/* SPDHIS register group index macro definition */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a08a7d32535f3a1f01563f02d655af6a0">  630</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS0 (0UL)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#ac1762be742507105f27c8bfc45e92188">  631</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS1 (1UL)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a63900b1b66e8d61c5183c2e7aebec568">  632</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS2 (2UL)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__qei__regs_8h.html#a3d810654ddbeca8b07e8c7f82c3362b1">  633</a></span>&#160;<span class="preprocessor">#define QEI_SPDHIS_SPDHIS3 (3UL)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_QEI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructQEI__Type_html"><div class="ttname"><a href="structQEI__Type.html">QEI_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_qei_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_60975241a070090640bc1ccc21d02eb1.html">HPM6700</a></li><li class="navelem"><a class="el" href="dir_9f857975be7088fcc023d43b6486ea0a.html">ip</a></li><li class="navelem"><a class="el" href="HPM6700_2ip_2hpm__qei__regs_8h.html">hpm_qei_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
