// Seed: 1055247919
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    output reg id_8,
    output logic id_9,
    output logic id_10,
    output id_11,
    output id_12,
    input id_13,
    input id_14,
    input id_15,
    input logic id_16
);
  always id_8 <= 1'h0;
  always
    if (id_15) id_11 <= id_4 == 1;
    else id_6 = 1 == id_7;
  assign id_8 = id_4;
endmodule
