# ca65 linker config for Verilog-65c816-Testing


# Physical areas of memory
MEMORY
{
	ZEROPAGE:   start =      0, size =  $100;
	#BSS:        start =   $200, size = $1800;
	BSS:        start =   $200, size = $7e00;
	ROM:        start =  $8000, size = $8000, fill = yes;

	#BANK1:      start = $18000, size = $8000, fill = yes;
	#BANK2:      start = $28000, size = $8000, fill = yes;
	#BANK3:      start = $38000, size = $8000, fill = yes;
}

# Logical areas code/data can be put into.
SEGMENTS
{
	ZEROPAGE:   load = ZEROPAGE,   type = zp,      optional = yes;
    BSS:        load = BSS,        type = bss, align = $100, optional = yes;

	CODE:       load = ROM,        align = $8000;
	RODATA:     load = ROM,        optional = yes;
	#HEADER:     load = ROM,        start =  $FFC0;
	#ROMINFO:    load = ROM,        start =  $FFD5, optional = yes;
	VECTORS:    load = ROM,        start =  $FFE0;

	## The extra three banks
	#BANK1:      load = BANK1,       align = $8000, optional = yes;
	#BANK2:      load = BANK2,       align = $8000, optional = yes;
	#BANK3:      load = BANK3,       align = $8000, optional = yes;
}
