/mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/yosys yosys.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+11 (git sha1 0200a7680, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend: ./benchmark/mesh_1x2.v
Parsing Verilog input from `./benchmark/mesh_1x2.v' to AST representation.
Generating RTLIL representation for module `\mesh_1x2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v
/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:13: ERROR: syntax error, unexpected TOK_REG
1