$date
	Fri Jan 29 15:42:37 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! couts [1:0] $end
$var reg 3 " cinab [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module c1 $end
$var wire 3 % cinab [2:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 2 & couts [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#1
1$
1#
#2
0$
0#
#3
b1 !
b1 &
1#
b1 "
b1 %
#4
0#
#5
1#
#6
0#
b10 "
b10 %
#7
1#
#8
0#
#9
b10 !
b10 &
1#
b11 "
b11 %
#10
0#
#11
1#
#12
0#
b100 "
b100 %
#13
b1 !
b1 &
1#
#14
0#
#15
b10 !
b10 &
1#
b101 "
b101 %
#16
0#
#17
1#
#18
0#
b110 "
b110 %
#19
1#
#20
0#
#21
b11 !
b11 &
1#
b111 "
b111 %
#22
0#
#23
1#
#24
0#
b0 "
b0 %
#25
b0 !
b0 &
1#
#26
0#
#27
b1 !
b1 &
1#
b1 "
b1 %
#28
0#
#29
1#
#30
0#
b10 "
b10 %
#31
1#
#32
0#
