================================================================================ 
Commit: 3e1a0e4a55726af091b7b4426f79c2ecf09c51c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:57 2020 +0530 
-------------------------------------------------------------------------------- 
Removing IDA device from PEP constraints

This patch removes IDA device from PEP constraints and also
removes the IDA Device instance created for it.

Hsd-es-Id:2205542277
Original commit date: Tue Jan 28 16:30:57 2020 +0530
Change-Id: I43e90ec7bab8ded170a0c7706956cead0b449ad2
Original commit hash: 37ca5d97891b555535ca39a4285c133b7a2f11a3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 4cc0e33f115fca78f6cd2d864584a948d58536e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2052_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 28 03:33:26 2020 -0800
Change-Id: I9c47c895d62d17bc6ee0a9e45eb3bb9f4502c7ed
Original commit hash: 4aa2d7dc07dc12375eabec3714335a0e2ef0b3eb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54f0b8b4907566ad530ae68ebc7d80c5035916a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:52 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL_REV2_PO] JSL A0 Microcode update
 Changing the JSL ucode from m1906C0_E4001000 to m1906C0_00000001.

Hsd-es-id: NA

Original commit date: Mon Jan 27 17:50:14 2020 +0530
Change-Id: I3cdd44200543081240801ef4ecd4c184b376cd03
Original commit hash: 1cc65ad3450b14ac8396a1f9e4aeeb29c28c4603

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000001.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 316716d952af939776072f3c522caafa8f4008a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Tue Jan 28 01:40:03 2020 -0800
Change-Id: If9c01a7407c5717de478d7e3f6a6470d484e83fa
Original commit hash: 1088b84dc4a27beb6609711243153b807ff7ca39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: cc710e722a9892061ee4c97eacffda19e9b14f53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:35 2020 +0530 
-------------------------------------------------------------------------------- 
Description: MSR 770 [0] Bit is always showing 0 value even when  "Intel Speed shift Technology " is Enabled in Bios.
Solution: Updated HWPE in cpunvs and initialized

Original commit date: Sat Jan 25 14:19:06 2020 +0530
Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c
Original commit hash: ffe1a9119fe4e9d06db84a09fa6de5639e73dc67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: e413c3b9d1c8c55cce66be4eacb0737ba26eb268 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2051_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 27 17:35:14 2020 -0800
Change-Id: I6ece301f56f0901ca15e296b0e1123395007fc0e
Original commit hash: 75f1d11208ef5883c01a5c302d3df0e03cba491f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 74560116fae6fbf811a921eae6b2c90b2618c83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:14:05 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Change DTT BIOS menu from DPTF to DTT

Original commit date: Fri Dec 20 11:30:44 2019 -0800
Change-Id: I5737a5701b29bc5614fea4e597f4966407ad3713
Original commit hash: f5b73db338e625ff91be124d888c0207052c38e3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/EC/Asl/EC.ASL
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVault.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/HelperFunctions.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/BiosDataVault.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.h
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 1573d692fbf2433fb66bc129db356dd3d883eb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:50 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Deprecating STM feature as it is no longer required.

Hsd-es-id: 2209388444
Original commit date: Thu Jan 9 16:14:33 2020 -0800
Change-Id: Icb2b06e2b7dfb20c0bbc31ccbb4eaea6af5e572e
Original commit hash: 6ba5125b8ba19df7d14a7a12da94a5a0ac484953

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchOp.c
JasperLakePlatSamplePkg/Include/Library/SmmStmConfTableLib.h
JasperLakePlatSamplePkg/Include/Protocol/SmmTxtStmService.h
JasperLakePlatSamplePkg/Include/SmmStmConfTable.h
JasperLakePlatSamplePkg/Include/StmDefinition.h
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc
JasperLakePlatSamplePkg/PlatformPkgConfigOverride.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1a5c1fcfb8ddecfd8307afa931fd6d2b54187919 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/GbeMdiLib: LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset - part 3
  - Fixed bug where pointer was checked for 0 instead of value

Hsd-es-id: 1607782919
Original commit date: Fri Jan 24 15:06:02 2020 -0800
Change-Id: Ie78f3909536f6eb4c08feb674642ac488a895cb5
Original commit hash: 688ae9cf78b1d3c10548249f53f8e9cc5ba7143a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 15daced4e75fafc3ec0744e927859cfaaef6b34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:32 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added ReloadMicrocodePatch and ApSafePostMicrocodePatchInit

Original commit date: Wed Jan 22 14:03:04 2020 +0530
Change-Id: Ia20aecb234cbadb7d424b05009bf1fb6349d382a
Original commit hash: 0417e533a445ea88da317503c57d30d340716ed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 0cf433360df2594d9c9f6dd543cb51340a8bb546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:18 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Update MsrGetBusRatio to use correct filed for MinBusRatio

Original commit date: Wed Jan 22 16:35:13 2020 +0800
Change-Id: I37e77397555e9bf63aa47c16814518c28c8d7dbc
Original commit hash: 40da6fef078163ae60aa4dd48f873590b07c2bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: a5c8ee3be96b98489757bcb887c54047565a3de2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:15 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg/ReportFvLib: Skip the DXE FV installation on S3 resume

This commit skips installing the FVs,FvAdvanced, FvUefiBoot, and FvOsBoot,
for DXE phase on S3 Boot Mode as DXE code doesn't need to run
in S3 resume path.

Hsd-es-id: NA
Original commit date: Thu Jan 23 12:44:56 2020 +0530
Change-Id: I7b9ff13ecbdd5c970380979f94628f8e6c77bb05
Original commit hash: cdbf901b867c7964c2b0f4f098394ea55c3b8b68

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: bb379676d41727abe7311710d836dd6e4c1f8cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:13:07 2020 +0530 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM

UNIT test:
Verified the changes on BIOS setup page.
Booted to EFI shell and OS on TGL-U board.

Hsd-es-id: 1807919375
Impacted Platforms: ADL,RKL,TGL

Original commit date: Mon Jan 6 17:55:33 2020 +0530
Change-Id: Ied3814a46188c1e2ae60d3ed8173537707d678da
Original commit hash: e7afad7c520b9ba5c7e38362a0aa62d83d711d71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c

================================================================================ 
Commit: fd23f536af01d7920f9c4118fb65c38eba366da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2047_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 26 17:36:12 2020 -0800
Change-Id: I44bbe414ce2bc4906eda3a92b6aef5fe9550eb7a
Original commit hash: a38a00cd3c0a535bafd9980e3750aee47700f036

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8259f64129de25bbcc6a9d9363bb543e79e4b1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 26 08:55:59 2020 -0800
Change-Id: I320df26e9d2cb1a3b930d157bcd94404e4dafbcc
Original commit hash: ff8af02639579b797d707ee3084f1b52ba8feaab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9ec269e1a2f23113f06d483190f55e5c003a7313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2046_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 25 17:35:01 2020 -0800
Change-Id: Id2a819cf2061ba239c629766e32212819131b653
Original commit hash: 7f91369d6ff1eb6d3bad1eaec1643eaca9754dcb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d6ee968af20a1b17b0580adf41fc9ae202aef2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:29 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 25 08:58:28 2020 -0800
Change-Id: I8ac85367993a1c74366294948de2e428dc0450ac
Original commit hash: 34eb53d6cf51cab3260b466a15e6437a4f38567c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e18becbd6fb8f6fb51d41e6dc11cd01e70b12445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:17 2020 +0530 
-------------------------------------------------------------------------------- 
Hardware P-state (HWP) Lock bit
 - Kept default to enable in Alderlake.

Original commit date: Wed Jan 22 11:26:17 2020 +0530
Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c
Original commit hash: 535c96273284accf6db53aec3a7f7eb7657b64cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c

================================================================================ 
Commit: bb6f1e393103070f7d63e06cbab98b54c1048ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2045_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 24 17:36:44 2020 -0800
Change-Id: I710d5e14f3abdc373cea1d1d1055cd4b1f672618
Original commit hash: a1684062475cac6c743eb63713d21fd76fa61559

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4468af46c40a7db95c48e02ff9d049ee5d403cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:12:09 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Disable unused clocks connected to CPU PCIe using new IPC command
Impacted Platforms:TGL, ADL, RKL, SWSBX

Original commit date: Fri Nov 29 04:37:46 2019 +0530
Change-Id: I90dc6ab39b2ffa0c90457bccfe620fe0bcf58f8c
Original commit hash: 86bbe2a9f518b5c18ac059f90717f3e021be85d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 2e55704db532ea5e6d534c089db6b6cb94b3c1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:52 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add TME & MK-TME Ip Blocks
Created separate IP libraries for TME (Gen1) & MKTME (Gen2).

Original commit date: Wed Jan 15 14:47:04 2020 -0800
Change-Id: I24890c93f431e99ecfdee6e471f0f34c3715b53b
Original commit hash: 53b24e78b4e53222ea322dabd9145c10c03cf2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Tme/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5d6e7389b64d88121dfd5de769492267abd02187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:49 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.

 - Changed single pointer to a double pointer in parameters of the function that gets the tables

Hsd-es-id: 14010731158
Original commit date: Fri Jan 17 10:07:44 2020 -0800
Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79
Original commit hash: fb58be879ceb5372cb996ebf02a71d54ac6b0ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: 08f7afd65e82a29266b7a789706dd080df67641a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIo/I2c: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1

Aligned I2C support with the latest PCHH configuration
Removed Policy override.

Hsd-es-id: 14010684928
Original commit date: Tue Jan 21 12:52:14 2020 -0800
Change-Id: Iecf1a49f3afa4a96039d9f2d8218ab3702f5cfea
Original commit hash: 513483f78e9716ea6ec4962f09ec9c248a751f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 6f081df2713f906c7ac9195002ac38b99da86159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 24 08:58:11 2020 -0800
Change-Id: I301dbf05868030d46d0c4753300f76bd98363715
Original commit hash: e84fc3491d1ca7a3ac15412af35c1408d03c6cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c9929feed730c6d83eadc97b939aeafc13fe9c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:17 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect display audio Node ID for CML-S CPU

Node ID for TGL/RKL is 2 but needs to be 0x8 for CML-S CPU.

Hsd-es-id: 14010729118
Original commit date: Fri Jan 17 13:20:38 2020 +0100
Change-Id: I1e92985adae362dfbbceb50799ff721c8d024c16
Original commit hash: 15d089d4fff81e32b2c06d560e4f1fb05590b29a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 0177c4166378f204c5d4013f210082bd050743d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:11:03 2020 +0530 
-------------------------------------------------------------------------------- 
[DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.

Original commit date: Wed Jan 22 12:59:29 2020 +0530
Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1
Original commit hash: d096cc17d1eddbe93b9e6ba0d7e487815d2e71c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h

================================================================================ 
Commit: 7d7a0fe381535b78e0c8e7c4890c447b9c8a49d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:10:59 2020 +0530 
-------------------------------------------------------------------------------- 
ConvertBmpToGopBlt() to TranslateBmpToGopBlt()
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Mon Dec 9 15:08:54 2019 +0530
Change-Id: Iad348afe8bbe68b2a737fcbd089853f8ee45fee4
Original commit hash: 5b40e3a3e51fa46a7bf7f01c1936165349cfd71b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 66410a0365251b0bf3fd0d8328e38dc9a04a1cd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:09:33 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Confirm USB2 PHY availability before configuring it

USB2 PHY must ungate before BIOS can send configuration transactions to the PHY via SB

Hsd-es-id: 14010751677
Original commit date: Wed Jan 22 00:14:40 2020 -0800
Change-Id: Ic494d1feefd829d032a4b98b0168e478b03277f3
Original commit hash: c939dac4572981e585f0c3164fa6e50f82c8d12e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: e01c456d23c0f224f3d709d2ca001305e61f1385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:09:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2044_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 23 17:45:34 2020 -0800
Change-Id: Ifee8d6bd892ef29105eca39e9967d0c34abb7882
Original commit hash: fe2e362d84bd4946811d683a02690cd39803edf5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f56acec68a4a61e055471fb84f8805c1d55fdaf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:09:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC

Part 2
Moved programming before the lock of FET/ISFET

Hsd-es-id: 14010330188
Original commit date: Thu Jan 23 12:00:26 2020 -0800
Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
Original commit hash: 64341b76e7c146835977180605fa2642b27c3e79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 4c8c60922979df3a9796b146c1a5b6a6aa33bd00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:09:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC Driver needs to make sure that any DMA transaction are DWord aligned.

Current POR: DW alignment forced on the protocol side (force to meet this req by the caller).
Change: Additional data to ensure DW req. will be appended at the end of the buffer by the THC BIOS driver. Caller will ignore this req. it will be handled by BIOS THC driver.

Hsd-es-id: 14010657004
Original commit date: Wed Jan 22 13:18:17 2020 -0800
Change-Id: I09293fbb12af0fee121f4caec6103459f6b99aad
Original commit hash: 93fc7f20c6c1d130335de525abf8280eea87b35e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h

================================================================================ 
Commit: 455b5888df2780d3721c2a837c87c3da400ed953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:09:09 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][VP_base_nvme]: PCH Information displayed in BIOS page need to be updated according to ADL-S

Hsd-es-id: 1609738066

Original commit date: Fri Jan 10 13:59:42 2020 -0800
Change-Id: I556c3b7725a21e66363ada9ae1b64b9087d06428
Original commit hash: 94dafbdaf1cc565cfcff46344056a1fc965b87d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: a383f6a56936eea582ce1356f482549991ef293e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Willard device PostMem initialization
and preMem initialization as per new version of BWG.

Hsd-es-id: 2209617459

Original commit date: Fri Jan 3 13:49:03 2020 -0800
Change-Id: Iabb5349cc3cbe42adbbd6c7f1ae39e9851f1b161
Original commit hash: 7898fb83c967bbf41582411ff3b4b5790a936755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: fd0a7826e07d2eacb8313239152faa13c5713fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:36 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF

Hsd-es-id: 14010651673

Original commit date: Fri Jan 17 14:01:34 2020 -0800
Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8
Original commit hash: d5e40157026f615e27c78856a3c419800a70592a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: e0cb0f06c4c41e952db93096d8e48eaadfd294e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 23 08:59:21 2020 -0800
Change-Id: I0618d8bdf535aa1d28b9e37e2000db07fa38260c
Original commit hash: b22dda6e51a0076df54a74cf09d2aec4097e0f59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a74b39307c8d79b71c0921974b4a89d9e71643a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor Enterprise Root Port disabling

Remove DETRDY polling due to long delays on enterprise platforms.
Hiding port and disabling Root Port in PSF now perform unconditionally (Before: only when Device is present).
Extract static function IsRpLinkActive

Hsd-es-id: NoHsd
Original commit date: Mon Dec 23 10:28:19 2019 +0100
Change-Id: Ifd50500c996456e46726ff86edfb7eda47deca09
Original commit hash: e53cd154761c859bac5ea7e8605850b80795338e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: e2d0fcf418710340f12c428d06a11fdb6c22ca3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:13 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Removed the BIOSGUARD and Simics Bins.

Modified the post build scripts to remove the unsupported BIOSGUARD and Simics rom generation.

Hsd-es-id: NA
Original commit date: Tue Jan 21 09:58:12 2020 +0530
Change-Id: I37364f41f48a1c83089a1df6f8a14b4b5f7c22d7
Original commit hash: 54ba84ae0aa983920b029c63ec3db500778cb924

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/PostBuild.sh
JasperLakeBoardPkg/postbuild.bat
JasperLakePlatSamplePkg/postbuild.bat

================================================================================ 
Commit: 063b86a4fb2bb9f7fad11035201271eb36a1f38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:10 2020 +0530 
-------------------------------------------------------------------------------- 
Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
  1. Configure EL0, EL1 and ASPM.
  2. Create new API to centralized all NFTS programming.

Impact Platforms: ADL

Original commit date: Sat Jan 18 07:23:40 2020 +0800
Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2
Original commit hash: bc8889d71802adc60cb7746d5cfd888c7779190a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: d463912c6c151e066e816eec3993042577e56824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:08:01 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL_REV2_PO] Wwan default disable for Lp4 RVP.
  Changing default value as disable for wwan in Lp4x RVP

Hsd-es-id: 1607196260

Original commit date: Wed Jan 22 12:24:32 2020 +0530
Change-Id: I2fe8bc6796d9264f2e3628d18ad05c1cef82cf34
Original commit hash: 7f9e657170cd70eb75eabd794794dd95cfff3eae

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: 699814208972a1f43e9787b5eec345b6b46b07b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:07:41 2020 +0530 
-------------------------------------------------------------------------------- 
Fix hang with HWP enabled

Original commit date: Tue Jan 21 20:55:40 2020 +0530
Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817
Original commit hash: 43e76a7713777acd0138165a3ff1fe07bbc79b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: dfe43aa580f7753b34f3ddbb4ffb798fb336d34c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:07:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]NVMe drives in M.2 CPU slot are not enumerating

Impacted Platforms:TGL, ADL, RKL, SWSBX

Original commit date: Wed Jan 22 16:20:32 2020 +0530
Change-Id: Ic39ac8182aeb73f25d9c006be1e529feb073b4e7
Original commit hash: 9d43f5253d77248f645a6dede44311d4372a2eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 934fdbae4b5956d776ae7a07ec7694c424d9d8a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:07:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2043_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 22 17:36:13 2020 -0800
Change-Id: I9e5efa00e0d886f8d9bea8fa97e5fb5358211064
Original commit hash: 2954e15faaa072a0ab1f55f8a5a14d78dd917e0f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40546154350f599375ebfcf012df0124d33b4377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:07:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Touch Host Controller UEFI driver needs to support Enable after Reset functionality in THC Protocol.

Added Enable After Reset functionality that could be called once the Reset is completed.
It will read Touch Device registers and make sure Touch Enable is set.

Hsd-es-id: 14010627566
Original commit date: Tue Jan 21 10:06:47 2020 -0800
Change-Id: I65bf8093c08f54c6aec861826a82f40dd74c7f21
Original commit hash: 70a272a35937ec609ab0101b804cc9ef07d3acb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 8d2d5150f58c3c6c39cef8a297c6d114b2db5868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:07:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate:[Write DMA]Wrong BIT for Poll on Write DMA complete.

ThcWrDmaIeDmaCpl replaced with ThcWrDmaStart equal 0 to determine if Write DMA has completed.

Hsd-es-id: 14010649594
Original commit date: Tue Jan 21 09:49:36 2020 -0800
Change-Id: I6b5e8c4d16d23ea91efe6c3d525286832d22d22b
Original commit hash: 588f9577c8e1ec30a8fb3e6927ac8bdf3f524c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: dad22537bd48057d844a61173b169935df0238e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:53 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] Incorrect GOP Version displayed for PCH configuration

Original commit date: Sat Jan 18 15:05:21 2020 +0530
Change-Id: Ib20fd5cd70ab59cb3d8e8963dbca59754f0aa82c
Original commit hash: 29e287c9fc606030affff57573ab603552fa9101

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a176c3cf19ad236b8fd3a948bbd92a1bb094da07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:50 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 22 08:58:45 2020 -0800
Change-Id: I7bc52dfd799d1bc56ad36d5acf62b10ef9941533
Original commit hash: d81550dd6fd0e71939d57ac4ec8e06b8a68e0d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: fd184c7f9f3738c280a1fd571d9c54c9bae36b6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:19 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Update ALS device GPIO interrupt configuration in BIOS after latest Rev1 RVP sheet version 1p1

Change GPIO direction for GPIO_VER1_N_GPP_H6 pin as per latest configuration

Hsd-es-Id: 1607880691
Original commit date: Tue Jan 21 15:55:35 2020 +0530
Change-Id: If6712ab723a60fc0d18be7d6048c1ba153e1c4d4
Original commit hash: 22637b9eb99aac361c8cfcec790de588a20195ed

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: 9b661e7a9859de27ea78c998f4e8dddffcf114f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:16 2020 +0530 
-------------------------------------------------------------------------------- 
JSL: Reduce the complexity of adding RTD3 SSDT

This patch defines new Pcd variable "PcdBoardRtd3TableSignature".
AdvancedACPIDxe select rtd3 table by matching OEMtableID field
and this PCD variable value. Accordingly, legacy boolean variables
(e.g PcdJslDdr4Rtd3TableEnable) are abandoned.

Hsd-es-id: 1507671489

Original commit date: Thu Dec 26 16:27:01 2019 +0800
Change-Id: I321a7e89a62b4304afaa39d3b49a80a0013e9b4d
Original commit hash: 23146033ccbd8d312ce46dbea443e26d26644af1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslDdr4Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslLp4xRtd3.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: eba7cf35fb554c04aea5118e4a954100c5c92cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:08 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH CNVi Development

Resolution: Correct the GPIO library version to V4.
Impacted: All ADL projects.

Hsd-es-id: 14010017002
Original commit date: Tue Jan 21 17:45:19 2020 +0800
Change-Id: I7dd5f785e4a9e6c95a6de326de7ef9d5d8fb7fbc
Original commit hash: 68ee32517235b007b7ff2f4bcd723cc0d1ec91ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c

================================================================================ 
Commit: a83d3c1047452d50c4fadb501847ba654a74d8ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:06:02 2020 +0530 
-------------------------------------------------------------------------------- 
Package/Module:
[ADL][JSL][RKL] Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.

Make AcpiProcessorIds 0-based.

Hsd-es-id: 1507714650
Original commit date: Mon Jan 20 18:26:25 2020 +0800
Change-Id: I4b60661e26721bdf5a0a9ce42668ae1d5325e488
Original commit hash: f7b5945717b3d2cf663c75156f7afe417fecce81

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Cpu.asl

================================================================================ 
Commit: 3ea6b5b011b765865a8869112158f6ff18ee69c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:05:59 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Correcting DMIC CLKA GPIO pin programming

The DMIC0 and DMIC1 CLKA GPIO pins were not getting programmed correctly, since the
GPIO_FUNCTION_DMIC_CLKA macro entry was not available in the GpioGetNativePadByFunction()
function in GpioNativePrivatelibVer1.c file, hecne it would have returned GPIO_PAD_NONE.

GpioSetNativePadByFunction (GPIO_FUNCTION_DMIC_CLKA (Index), HdaPreMemConfig->AudioLinkDmic[Index].PinMux.ClkA);

Hsd-es-id: 14010471274
Original commit date: Tue Jan 21 15:54:10 2020 +0530
Change-Id: I96fe210e60a83668883e569775a9b3aa68b92099
Original commit hash: 93988acb15de821a130fc1a59f91e7ee41ec1f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 651ed38795f595a62a1446ac2eff7b29b52963c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:05:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2042_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 21 17:35:34 2020 -0800
Change-Id: I41c2b2a764fbd185ea69a74d1c7eb7ca738dc260
Original commit hash: 9639c64e4edb390667f4ec58c399cc4c9631daf2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 888a4b702a81a2c8d5d0c1d19ef0d2fc9d23bf33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:05:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs

Port of ICL TPM interrupt implementation:
https://git-amr-7.devtools.intel.com/gerrit/#/c/33895/

Required adding per board implementation based on TGL BoardInitLib, to set
corresponding PCH GPIO to APIC interrupt input.

Also, had to modify the SerialIo I2C Controller #1 defined interrupt in the
PeiItssPolicyLibVer2, as this was conflicting with the TPM's reserved interrupt.

Hsd-es-id: 2207782756
Original commit date: Thu Dec 26 14:54:25 2019 -0800
Change-Id: I779f7772fd00a2c032d6579af371a1dd745b929f
Original commit hash: 310464b2f0a1cf3f241b6dfde6577d1572acc765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: 6a8796c008c8f8a6685b7761729d06e05e0aed35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:05:03 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"

This reverts commit d34bf9f0ef1f10796c7e04b5642c140cc2f8785a.

Hsd-es-id: 1809373318
Original commit date: Tue Jan 21 09:16:18 2020 -0800
Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d
Original commit hash: 5aeb31fc289e38bf7f62c8f02158942fc4f13e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9530d64202d04f28c7a8232766c7ad8eca36e343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:49 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL]Gfx security lock bit incorrectly set for Gen9

Original commit date: Sun Jan 19 23:14:47 2020 +0530
Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6
Original commit hash: 2094db36f52c5d46aeb44e21a2c1376ccf8e8a14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 4fdadfcfd2c540496d32cbbc53fff65e66995e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 21 08:58:09 2020 -0800
Change-Id: I0ce06029bffb1789c154ffb90efab807fca8e702
Original commit hash: a3085b1902ccaadbf7f4f5d13e6c72b80c4ad736

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 883d04341dcee58be36ecf0180675dd8dfd3c872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:33 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Mapping correct Muxing logic for Audio Link modes in PchSetup.hfr file, based on the muxed GPIOs

Update PchSetup.hfr and existed muxing to latest GPIO spec.

Hsd-es-id: 16010705909
Original commit date: Tue Jan 21 14:01:32 2020 +0100
Change-Id: I0fe0b3c35dde6eb7f5e942b8e3be5109387b60b5
Original commit hash: b460e313a21359f54110496c6462d2cd66626e04

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: cb01938d9da3894af5d1f34a0a5d93b4728fce8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:30 2020 +0530 
-------------------------------------------------------------------------------- 
1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)

Hsd-es-id: 1809373318
Original commit date: Tue Dec 10 16:16:04 2019 +0100
Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d
Original commit hash: d34bf9f0ef1f10796c7e04b5642c140cc2f8785a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: fd92e5b32abc511835b05b7f4725352c55b0e4ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:21 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Incorrect iDisp verbs ids

Change verb IDs 0x8086281A.

Hsd-es-id: 1809749453
Original commit date: Tue Jan 21 12:41:56 2020 +0100
Change-Id: Id1411d8b000f8bc0ed59e2e7b1245573de03e360
Original commit hash: 326a75b4a10e0c843415ee8c0267258b1180a03f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: cf733629855019b88f5534ac818e8ae32ae8ee51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:13 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Convert BIOS MSR definitions from macros to structure format

Original commit date: Mon Jan 13 16:16:43 2020 +0800
Change-Id: I5d4200c55185f8b5abb024d631ddf94c976b5449
Original commit hash: 0f34bc05d90ced89ebc25574b4f5b2a00cba26f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: eb5162fb139b6d4608ad1079d4875a87472bd75f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:04:04 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] RC build for batch have been obsolete.

1. Please use ClientOneSiliconBuild.py instead of <Product>SiliconBuild.bat
Usage:
    python Intel/ClientOneSiliconPkg/ClientOneSiliconBuild.py -T <ProductName>
2. Add MSVC 2017/2019/CLANGPDB support
3. Fix BIN path to prevent random build failure with exist VS2017 and VS2015

Hsd-es-id: N/A
Original commit date: Tue Jan 21 06:44:46 2020 +0800
Change-Id: Ia3477738e5082556a5e682982338a9bec9476207
Original commit hash: 74dd3d832f2f4f04cce67b5761e3ca1fa23193ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconBuild.bat

================================================================================ 
Commit: 0d0cdb0b7c247db7b76348aa3b58baa06fee13cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:51 2020 +0530 
-------------------------------------------------------------------------------- 
Implement Capability linked list as per SIP17 BWG

1. Created CpuPcieSip16InitCapabilityList and CpuPcieSip17InitCapabilityList APIs
2. Check PCIe SIP version then perform related InitCapabilityList function call.

Original commit date: Wed Jan 15 14:18:07 2020 +0800
Change-Id: I16c3c9069784a45bd86b180a12ee4ff38379cf92
Original commit hash: eb9daa0006223ddda2c6f5395ddfb4d30f3e5224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf

================================================================================ 
Commit: 17f9094379d2f9af96e120334313852c9007cca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:47 2020 +0530 
-------------------------------------------------------------------------------- 
Critical trip point is not working  in OS level.

When CPU hit the out of spec temperature, the out of spec log bit causes the infinite loop.
BIOS should clear the out of spec log bit accordingly and end the SMM handler so OS can take
the action for critical shutdown.

Original commit date: Mon Jan 20 11:53:59 2020 +0800
Change-Id: If565ee0de3b52b73f1c390549d435b9760a4f0de
Original commit hash: 8ce4111bf61c4dd4e4338cf6887c6bbbf913c637

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h

================================================================================ 
Commit: f908cc992caf7d8af120621a5ffa48316e111259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:44 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Hang at PC 0C15 with 4 NVMe devices connected
Solution: Hang occurs during VMD Initialization.
Updating valid condition for VMD execution

Original commit date: Mon Jan 13 15:28:25 2020 -0800
Change-Id: I67c0eea679424cfedbabfb7fec1cd11cba999817
Original commit hash: 0959727d7faf08b45db7c8238298bba07363f987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: 7c9e254cea398528e8ff5f2fb75211451f6117c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:38 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS Guide updates

Update of xHCI programming to align with BIOS Guide v18 (rev22)
and v19 (rev5).
Disabling Short Pkt related to XHCI 1.0 Errata-14 changes.

Hsd-es-id: 1809631072, 1809631075

Original commit date: Tue Jan 14 14:06:16 2020 +0100
Change-Id: I919024d1a95ee606a0d101e04323165515c2cdcd
Original commit hash: 7e1d2da00104a4dd54bef41d5f8ec48da3b77562

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 1d7f8819ceb3373877fb17dc5831800741461b6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]strap fuse config gives wrong PCIe controller configuration
Impacted Platforms:TGL

Original commit date: Mon Jan 13 19:04:44 2020 +0530
Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726
Original commit hash: ea8e363e3f7ae3c5a307cf2822cdfaba011a43da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 255e6705612de26be253db9d425f7562cd250bef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:16 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,

Original commit date: Mon Jan 20 10:12:49 2020 +0800
Change-Id: I29f7d296258e3fef0896672aa0699be42593ab48
Original commit hash: 688494ea68ad1646b0cc84f9868baa7d00d336ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 9a834a0c2503ec940c2ee447564185dc9894859b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2041_01

Hsd-es-id: no sighting
Original commit date: Mon Jan 20 17:35:11 2020 -0800
Change-Id: If9d29f97013190f7a442c367522b7975a36a3289
Original commit hash: 54d21487ab3020effcbe769236889d6f32f4fe5c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8db8ffe8e8ed00f3ddea913aecdac94757dbfa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:10 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
 Step 1: Remove the libraries and headers which are not using.
           BasePchTraceHubInitLib, CpuExceptionHandlerLib, PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Tue Dec 31 16:03:55 2019 +0800
Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8
Original commit hash: db878e367eb3e42ef4e5ff32632cc04d57b8b939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit.h
ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: fecc84f01dd4de04c6816bb5ff858d857099989b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:03:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Jan 20 08:58:08 2020 -0800
Change-Id: I7febda6f69faa5bf7c56e52ac6f1e031dc9aa812
Original commit hash: 025bf376df8a57a2002f021b8085b8d374e981b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ea013a2d5dad5bbbc6f6eb73c3bff92258c81b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:52 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] Fix RKL X-COMP 

Original commit date: Mon Jan 13 15:51:22 2020 +0530
Change-Id: I834f99ac60f7cc33b6ba5261ad18ee8bf13ce977
Original commit hash: d5138502345cace86e04ec6c399e845b3ea1a065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c

================================================================================ 
Commit: 8f35acbc1784de72cb88c774ccb47d138429914b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:49 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS settings are not matching with BIOS writer guide

Fixing HOST_IF_PWR_CTRL_REG0.FPSAW programming to program correct value
of 0x00F for PCH-H

Hsd-es-id: 1809626483

Original commit date: Mon Jan 13 15:47:15 2020 +0100
Change-Id: I91f64cf39b991eb2ddc0964160c4f16aa537b2fc
Original commit hash: b1b2f183f159689196581149747df017fb2393e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ddca210feee6c51b18018947826023570636ec12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2041_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 20 05:53:34 2020 -0800
Change-Id: I1a300cad117cbca92313ad52672ec08c518e9453
Original commit hash: 063df56c3f433e575c25aa000d85f9beec6f0e12

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9cc3faa3aa6168b30f3fed996e219ef2600e0f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:43 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: SNDW1 and HDA is muxed, so any one of them should be enabled by default

In BIOS Setup, both HDA and SNDW1 were default enabled, which caused both
the options to be greyed out and non-configurable, since both mere mutually
exclusive. Enabling only HDA mode by default. It can be manually disabled,
which will allow to enable SNDW1 option.

Hsd-es-id: 16010698754
Original commit date: Mon Jan 20 15:23:40 2020 +0530
Change-Id: I52b1b8eeae87ea4ad27948b841c185f751bb12f4
Original commit hash: 61991460c520411aaa96777a2b7650ae1d171f16

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 7ad1c25523f2d9127e222513ca684eb1d33560e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:39 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL PO] Adding JSL-A0  uCode+Punit debug patch - E4001000

Changing the JSL uCode from m1906C0_E3001000  to m1906C0_E4001000

Hsd-es-Id: NA
Original commit date: Sat Jan 18 17:12:56 2020 +0530
Change-Id: Id84c81ac713bb1175a5ba1a5d27f6b30b1cffc5a
Original commit hash: 45ad550af3cbab2c826945e2f6f915411bfc88cf

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E4001000.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 93166dde41fdd0d3d519301f4896a392c5a526a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:36 2020 +0530 
-------------------------------------------------------------------------------- 
Adding ALS support in Generic manner

Updating the HID & DSM info based on the ALS Device type In single file

Hsd-es-Id: NA
Original commit date: Mon Jan 20 15:30:58 2020 +0530
Change-Id: I75b62c2d00e92e1cbd00c7ef5c9877f063d84ae6
Original commit hash: 16870733895bb138d829b17b0e208c2f1293e77c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cAls.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Vcnl4200.asl
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: ed42e16256e8ed95d1e74f5a580b5b13da14c977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:26 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: Unhide HECI3 for CSME WLAN Ghost device RCR for BIOS

Remove Heci3Enabled UPD from Tools\GenPartialHeader\UpdList\FSPS.txt

Hsd-es-id: 1809531370
Original commit date: Mon Jan 20 10:57:01 2020 +0100
Change-Id: I6ed8e044375a00ebd065262ac50ba9fb6123f488
Original commit hash: 6562804aa8b0768eb3b5eca0da9bd0bd5ba0acc1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 0504f8d394a2e0236066aa13850e8a8ae8e63b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:23 2020 +0530 
-------------------------------------------------------------------------------- 
PCIe Recovery equalization happens twice for Gen3 capable devices
This implementation will allow to execute the equalization flow based on the max link speed of rootport and endpoint
Impacted Platforms:TGL, ADL, RKL, SWSBX

Original commit date: Mon Jan 6 22:23:52 2020 +0530
Change-Id: I101d66cfea02bff2ef3629113cb3b1486fde9c71
Original commit hash: c513fc17b01b0edee370bfc0fa0eb1010f764ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e0561c9642bb915a829303bec8a8703018cf2266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:20 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update CPU setup variables only if it is changed

Copy CPU setup variable into temporary variable and Update
SetupCpuFeature variable only if it is changed.

Hsd-es-id: 14010656270
Original commit date: Thu Jan 16 15:27:51 2020 +0800
Change-Id: I4639c4787ae943ad1cb449e51e0d465e2b78c7d2
Original commit hash: 28ce2d909e907a4b4e294a001943a65365d5e113

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: ba985eb8c40a06c059f7e08ba8cf0f54e9f8e09b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:02:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-UP4] SSD not detected at boot up with asserted HDA_SDO

Issue: GetImrSize command is blocked by MeMode check.
Resolution: 1. GetImrSize is supported when ME is in SECOVR_JMPR mode.
            2. When ME is in SECOVR_JMPR mode, ME mode can be read from ME firmware status HOB.
Impacted: All TGL projects.

Hsd-es-id: 2209978927
Original commit date: Wed Jan 8 17:40:05 2020 +0800
Change-Id: Iec3b3f64472ab32b7901132d76cf610495e218f8
Original commit hash: 26b2e87e11add88e2b6f2cb3b3968c1f07676e0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: 44bafbd443a731578a4b0151918538a8c71781bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:01:58 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL_REV2_PO][IPU] Sensor driver installation fails as IMGCLKOUT_0 source received in sensor is 0

Modify the code to include ImgClk enabling for PCHN , as JSL+ belongs to PCHN
Hsd-es-id: 16010689420

Original commit date: Thu Jan 16 18:51:55 2020 +0530
Change-Id: I5684e8893a636ef2967f64099aff70d6c0174a19
Original commit hash: da22bfe62b73adafdf38adf55c520288fc7fd428

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: ce539a259f9fc455a0d7b2042cec9338cf70486b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:01:46 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: Insufficient validation in DoProvision()
Merge from CML SHA-ID: 3c50a795247fa400c528d271257c6405cdfb89d0

Resolution: Validate RecordChunkCount/DataRecordCount/DataRecordsConsumed/DataRecordChunkCount before doing further usb provision.
Impacted: All C1S projects.

Hsd-es-id: 2207594602
Original commit date: Fri Jan 10 01:15:37 2020 +0800
Change-Id: I4f576559d91ea329d4d79dca915cd9ca9185cc59
Original commit hash: 5e43df012a2e343bd1aa0b934342a6795230d74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: 5735ca157a9bd4d1d6f2806013d680f43ea6f2af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:01:41 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2037_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 17:41:23 2020 -0800
Change-Id: Ic519ce515085e9a1e426b9fb98051590d08a609b
Original commit hash: 15fca6d33426691cc3c4e5d09e74b1de35bae355

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c29d7cdccb4177948cb288b81a0e6f028b9d08da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:01:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 09:01:04 2020 -0800
Change-Id: Id1fd28ea97b724834cb2e089c6cd044e9e623dae
Original commit hash: 0f8cec0bc1f246cbefaf2694321b8e0f42b7858e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b14a2d32c973b9b811e615e94ea54f2543fa37ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:01:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 08:51:40 2020 -0800
Change-Id: I1f698bd1757fcdda88eb18b6e6c6972540b447e5
Original commit hash: 4b4d8f636b6f9b2122877cc294b3579fe197fc4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7902816f85ab8c5403ebea173dac9803d8b18049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:00:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 18 08:58:10 2020 -0800
Change-Id: I33be05d14cfa032e20eeca9f217b9329a352251c
Original commit hash: 1fe1f5b2935a13fd9d5acb4848f537bc3f641027

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b9e5eac8b8cee0fbba2bb68d1b5693672014eb1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:00:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2035_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 17 17:34:02 2020 -0800
Change-Id: I339e7bb238b34dd805c7a8c9dcc0825ee375531c
Original commit hash: 67bfd2b9d6c5cbdb79cf34b955d0797e76cf1f89

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62d4f045418601f52140cfe9d1eba4c6f5dc1e34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 18:00:06 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FspWrapper/SecRamInit: Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 2:
Added missing Pcds for Second Uart to be initlized in FSPT/SEC phase in SamplePkg.

Hsd-es-id: 14010309928
Original commit date: Mon Jan 13 14:29:09 2020 -0800
Change-Id: Ied354eb99cdc4c1b201073b2c957db3ba234edcc
Original commit hash: 0a83284a6b645a353f1ae666c4651418bd7afa22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 63b505fa7e8bb79146e1359a535ec4792dab7c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:59:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 17 08:59:01 2020 -0800
Change-Id: Iace61470f73208a634f5439c99c97d800e89b934
Original commit hash: 6225b3771e083c1673f001d5952585a8046ffc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ada272b9c64852a1c38c1a582e2ebc262ed9aa32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:59:12 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix incorrect MSR access

Original commit date: Fri Jan 3 23:53:49 2020 +0530
Change-Id: If1f2fd6027e3ff911d8f6d90b9ff622354aa63cd
Original commit hash: 910570ee2aa5f14aa03cb1e79b869238ddc77f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 7db9cf2161e54d94748896f463a1e71fa58638b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:59:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG]Extend DekelInit function for all RootPorts
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Mon Dec 16 15:53:49 2019 +0530
Change-Id: I1e7d3759ce3126f994925102998d95e8deb50e9f
Original commit hash: 3d9826a49e5f9304d74e11965ea1836f480a34e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 2ce99045f953a5cece4952e2bbc3dcd532bbea8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:45 2020 +0530 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S Part2.

1) Add DP-In Init and Policy Null Library.
2) Add Dp-In Config Block addition code call.
3) Include DpInPolicyNullLib for all Produce DSC file.
Note:- This Code review part only contain C1S related code.

Hsd-es-id: 2209589910
Original commit date: Thu Jan 16 15:31:23 2020 +0530
Change-Id: I7333ff25df51698c9f57cabe6d8874bd7ade19a2
Original commit hash: 302fa15934236f057204e07bc38055d2c58cbc32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/JasperLake/SiPkgPeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: e017d61ac738986ed8d05e27234bb63983338919 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:26 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Use right string type for CPU info

1. The variables of CPU info should be CONST since they should not be
modified.
2. Do not create another copy for the string at
GetRevisionTableString() and GetFruGenerationString(), just return the
const string directly.
3. Align all the string to CONST CHAR8.
4. Chang API to return CONST CHAR8*

Original commit date: Mon Jan 13 09:59:51 2020 +0800
Change-Id: I7ad030e548a2cfa584d418a726ece7587a6c63f6
Original commit hash: 8ab9fb5a6a328f500c75e585b8193358ca71f8af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 30e09e078696a7e40b1f20dd78d5e9edebee133e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:18 2020 +0530 
-------------------------------------------------------------------------------- 
Enable CRS for both CPU and ITBT PCIe controller

Original commit date: Tue Jan 7 12:26:15 2020 +0800
Change-Id: I26ae201d3be6a93be821b430fc8379daa401795d
Original commit hash: f3429e16ee7e485ee6fd9ee4e9f389536e6b865a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 69b480641f63f21afd5e39fd5bd818466c0cad51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]Disable CtdpSupport in peicpupowermgmtlib
- New add policy to apply TDP based on non-cTDP or cTDP configuration

Original commit date: Sun Jan 12 22:54:14 2020 +0800
Change-Id: Ice7833546978354355d0c8d7c8beedaaed14689d
Original commit hash: 9530b1be18807e06785d4b766b15515aed013d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 44d2d3cf4a607e8a92a25ee1ecdb25eeed75701a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:08 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Convert BIOS MSR definitions from macros to structure format.

Original commit date: Thu Jan 9 11:14:04 2020 +0800
Change-Id: I768fb47a0de3e1349a804f94a7f2e3f8c50e98c6
Original commit hash: b7e7f659dc0a34ffdc3e69bb0c06964dd53efd3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

================================================================================ 
Commit: fe36339afbe8e04c4e995e7a34160d1ff700a954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:58:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][RKL][JSL] Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR

Hsd-es-id: 1507688230
Original commit date: Wed Jan 8 14:13:40 2020 +0800
Change-Id: Iba4902b9741e5b3030e827e60009892f90d18dfc
Original commit hash: a9b47364859e05ddec94aefde065c107e7ec7e88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: e86d2caeec2c48d4189e018dbc7564d033435edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:57:53 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Optimize CPU AP ASL code

Original commit date: Wed Jan 15 17:22:13 2020 +0800
Change-Id: I41c7d51c3440cbb476fec00a24a562ee7674b6ee
Original commit hash: b78cb0eed85ae0f066771f94dd2cb4aee69f4d10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: e8386870972674a516f02b0c8790763509fe8581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:57:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]With TGP-H PCH, No core C-states or PkgC states are seen on platform
missing Hard coded values for S sku

Original commit date: Thu Jan 16 16:44:10 2020 -0800
Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914
Original commit hash: 445b5d4147156c025342cec48ef9d928a6c7487d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 519ad0af623d1aa029c18658a642d78c85845e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:57:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2034_01

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 17:33:23 2020 -0800
Change-Id: I7603749273ec713b81e539c4f94a22c6e385b165
Original commit hash: 48ca323627868c93b410c94cd183145395d493a6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7df0daff2bdde4b4851b4ce657dfe867ebe3536d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:56:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 09:01:15 2020 -0800
Change-Id: I2eff964cc45488bf916aa8f1ab6fde610f06812b
Original commit hash: 6342afd165d528cb56948b97ca1179d30d7b9837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4b521bf67a5d927237fbc9cf39d5825451fd0a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:56:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Thu Jan 16 08:52:38 2020 -0800
Change-Id: I0906b19e8246292ee9a0a7e5c9b51ff5b2aea3d8
Original commit hash: 9403b6bb6eca90a65e18085623038ca0fe0cdc12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 4bc30dacb553d53975e717f21093c914e29ea77b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:56:08 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] Disable Serial IO I2C1 controller as default

GPPC_C_18 is used as Touch Panel RST pin (TPC1_RST_N_TCH_PNL) as
default in GPIO mode. This pin also have Native1 functionality as
I2C1_SDA. Since enabling I2C1 will override this pin to Native1
functionality, hence Touch Panel wont work.
Hence, disabling I2C1 to avoid that.
Also, default configuration of GPPC_C_18 is GPIO mode as per REV2
RVP GPIO mapping sheet.

Hsd-es-id: 16010695200
Original commit date: Thu Jan 16 16:54:58 2020 +0530
Change-Id: Id16178ad2a4de975a7e538209a56855e4997ee31
Original commit hash: 9dbc6e75bd364c666a98345534653fcca875f15e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 6c0f2afebeb04abecf6c7f2ebf2553c950130974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:56:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.

Original commit date: Fri Jan 10 17:35:03 2020 +0530
Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79
Original commit hash: 7262e815c3343b6cfdc0f2b93aa067ce1839d6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 0a0ec415e0e99926fcf23a48e4413f802efd99ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add function for writing SATA SIR registers

Added SataSirWrite32, SataSirOr32 and SataSirAndThenOr32 to simplify
SATA SIR register access.

Hsd-es-id: n/a
Original commit date: Fri Jan 10 16:52:13 2020 +0100
Change-Id: I51fca35ed084f341a4bf34545c431af06107c1a9
Original commit hash: e962336fecb2ef2fd439ae516dc6d5370c8ebcfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 3e9e1251711e1e1f02f47f73edc54f24689e49d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:53 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2034_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 01:51:52 2020 -0800
Change-Id: I56267da8401fda68e610696d211feeb0ba5e449e
Original commit hash: 0f4aaaf6f013d896fa4c851935010da131d5d267

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bf4004f114a3197fdf8efd924e577a31d15b0ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:50 2020 +0530 
-------------------------------------------------------------------------------- 
Report Camera configuration for IPU driver query.
  Add DSM to report lane used and speed of each CSI port.

Hsd-es-id: 1507660022
Impact Platforms:TGL, ADL

Original commit date: Thu Dec 12 16:34:57 2019 +0800
Change-Id: I986658091552e176692e16af48ec6ea63a6ab14c
Original commit hash: 891756caf5d5598cf5dba0fde67887ca1049d814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/IpuConfigHob.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: a84d6f9aaf4c528f56190b6d1b8fd3072873d763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:47 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

Remove advanced audio mode options. Align JSL setup for all C1S platform.

Hsd-es-id: 14010471274
Original commit date: Wed Jan 15 13:28:12 2020 +0100
Change-Id: Ic1b8e91231d272ca480cc3178195ae20b1152d98
Original commit hash: ea754879cb19376f9581b29f9b29da5e2b8ff070

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2461daf680ad508bbfd1ac3ae049afab7969578f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2033_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 17:39:04 2020 -0800
Change-Id: Ic9701f3359a956b027607fc286c8f1c01a997aa8
Original commit hash: 5ab99a4ed384842988f1b911699f55177219d0e5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ace3121b0076f8716c1c5480bcc038a34e0a15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:55:12 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Convert BIOS MSR definitions from macros to structure format.

Original commit date: Wed Jan 8 13:28:25 2020 +0800
Change-Id: I9bac70699a5aa84fdcf2920ac2b270af2a208034
Original commit hash: aa50dda317df57bcd017e7dabdcd9c1c61df26b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 500486cdd758b26e20a3b657cea0de356a34534b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:55 2020 +0530 
-------------------------------------------------------------------------------- 
ISH Is Not Enumerated In Device Manager Of Windows

Hsd-es-id: 14010638744
Original commit date: Mon Dec 30 15:23:22 2019 -0800
Change-Id: Idf33bf2520abcab72765cef1c1a7f41f3daa5460
Original commit hash: dbe3c776c5729710fba4ddf31cbfbb365b256a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 86954cc1c7a8795850caec5678835b9c102d66fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:52 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Port2 type-C shows high speed instead of Super Speed

SSPE PCH_H_V18_1 need to be programed based on lane ownership of USB.
SSPE rest needs to be programmed based on USB 3 port count

Hsd-es-id: 22010108101
Original commit date: Mon Jan 13 14:39:50 2020 -0800
Change-Id: I47a073bf11d43f3cb67943b339d7967db7e1c8e5
Original commit hash: ab12deccd64cbcd70de4fbdaac901e1919b22332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 57f064e93ff59aa4f20606cc201e0d5e3399b099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 08:58:48 2020 -0800
Change-Id: Icc5232dbe3227ea3e2e14ce314fcc0f21557c650
Original commit hash: 4c13251f67c6ced674303cacd76af1862fe11067

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f59f76bb5d44de9b036b0524a6bc5561b8fc269e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 08:37:50 2020 -0800
Change-Id: Ie387e8f0b9eb2205cace11200d9c0e3e1b2f6889
Original commit hash: 2f5d336210a25e4b5caf8fb970256885e0944096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: bda2c184eeebab7bd584a5042af1fa4051813c02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description:AVX Voltage Guard-band override

- New add voltage guardband scale factor for AVX2 and AVX512 and the number between 0 - 2.0
  0 means no scale factor applied
  1.0 means keeping the default voltage guardband

Original commit date: Tue Dec 31 15:07:18 2019 +0800
Change-Id: Ib03de549fa94c378999a366c15b6a5135f09b02e
Original commit hash: e51c05d358f15e1ebadf6bbdc913b27c0bf966b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/OverClockSetup.hfr
JasperLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 027931b0f91b907a50a238ee132aabcbbec1274a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:07 2020 +0530 
-------------------------------------------------------------------------------- 
1809620954: [EBG] Expose SOL when ME is provisioned only

Add PeiHeciGetAmtBiosSyncInfo ()
Verify if ME is provisioned

Hsd-es-id: 1809620954
Original commit date: Mon Dec 30 11:01:25 2019 +0100
Change-Id: I9e74bd4e1e48e3cefc19b65c623776e89278c3c6
Original commit hash: a93cd97c6002fed13c004e5e8f0c9b83dd8784ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 84b3860715e7a92cbb3356a98cb4372f6a51154f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:54:04 2020 +0530 
-------------------------------------------------------------------------------- 
1809625569: [ME] Collected minor changes for ME-BIOS

1. Codding standard fixes
2. Removing remaining definitions for iRC support code
3. Fix pointer usage in HeciControl

Hsd-es-id: 1809625569
Original commit date: Mon Dec 2 14:10:54 2019 +0100
Change-Id: Id57438b0f3fc13bfd0fc97ea42c4da3f8936906b
Original commit hash: fa78cd239f12597246aca19dca31d9b19ad25d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 531474b6def8fe6779349256a62e6f60543fdecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updates for USB

Updating both USB IP v18.x and v19.0 based programs with enabling
of SW to write USB3 PORTLI and PORTSOFTERR

Hsd-es-id: 1809595361, 1809594565

Original commit date: Thu Jan 9 17:16:47 2020 +0100
Change-Id: I5bc93cdc41477fe58c03fbf1a6444fd571caddb7
Original commit hash: a51a6c61be228e66282e1efd7ceb2b6e2735d02f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: e4baa27e11f6d808f14d9df9d1b0ad7dbfa370d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:50 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix PCIe registers initialization

Original commit date: Tue Jan 14 11:06:26 2020 +0100
Change-Id: I6b3d4ef58c2406db2b2ffc7620f7e0847f1ea17a
Original commit hash: dcbd55eb0e17780823c88e925c861e4c86ca5777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 6339e376bc536395492a381204bef7a173105d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not run SATA initialization after disabling it

Current BIOS implementation will run full SATA init flow
after it has been disabled. Since at that point PCI config
and BAR access are no longer possible init code does not
take effect.

Hsd-es-id: n/a
Original commit date: Fri Jan 10 16:15:11 2020 +0100
Change-Id: Ib7117d48e1332b440c10ee6151ba84610600193f
Original commit hash: 0b29c49ccfc47610fafa0d343f8264d5ad661052

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 51165cad2d5bd448cc681017a0231db225309820 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:35 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

For one Dmic port can be connected 2 pdm devices one to ClkA and second one to ClkB.
This options allow to select which one clock is used.

Hsd-es-id: 14010471274
Original commit date: Fri Jan 10 13:40:45 2020 +0100
Change-Id: Iae6f9ce3cfb6bfaa0ccef884f6dfc1e4458c5bfa
Original commit hash: a8ae69b6f45c8ee8706732183d05e9a59f2285d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 6b5ae7cfc443fb7fc353e4983e571a5265d13089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:29 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL PO] Fix for HDMI HPD gpio change

DDI1_HDMI GPIO pin is changed from GPIO_VER1_N_GPP_A15  to GPIO_VER1_N_GPP_B23

Hsd-es-id: 16010682151

Original commit date: Mon Jan 13 18:41:19 2020 +0530
Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e
Original commit hash: f13b6b19d7f00c0a1c60145e7b212d22bce53f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 736f8d2a5524a4589198a5d72dfd5b626e903642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:53:07 2020 +0530 
-------------------------------------------------------------------------------- 
[USB4] Change USB4 HW controller VID to 0x8087

Hsd-es-id: 22010067285
Original commit date: Tue Jan 7 17:36:35 2020 +0800
Change-Id: If56ae1692805332a3d160d34522b86e56b44a386
Original commit hash: e97e5392fe55fc8b27c453874b07f98971697639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 5d0593e0db4c654a2bf22c89f15fbf38b5c3e137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:52:53 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2032_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 14 17:35:59 2020 -0800
Change-Id: Iaf20d49d33bcea7f1c2508f6d15e3c3c5fb7b778
Original commit hash: e13a88188a4f53a9a281999264c36a7a8fc9317e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4a048682485081906e3573fccdf8a3a8ca0ebc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:52:32 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added FIVR RFI freq support for 38.4MHz

Original commit date: Thu Dec 12 14:04:26 2019 -0800
Change-Id: Ie8db356426b8d0bc01a3ec732aec072d84316cb4
Original commit hash: bb6511b1aed7c421a9abe30928eea4738d38e77c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 49e59f36be822bda32059ae9b217351c7d9b0ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:52:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 14 09:00:32 2020 -0800
Change-Id: I8b0275b77f72735ce978b8c645920aebdd9a0de3
Original commit hash: 2d50f641792add1c3d26eb81312f2a914dfbc37d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 61fc23c927ba858498923d7beb1ee097c0a98cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:51:59 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS to disable port reset messages in the PCH USB controllers for non typec usb ports

Use policy to setting USB TypeC port map to USB 2.0.

Hsd-es-id: 2209868551
Original commit date: Tue Dec 24 13:38:51 2019 +0800
Change-Id: I94e5bef2ca5f42105ebcd7e27e269b1ea2f7f118
Original commit hash: 17db79e8b213205972be88833957b8533957c6f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 217844db531815ce5d8c009b138ed2e6da9421cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:51:53 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: SNDW1 and HDA is muxed, so any one of them should be enabled by default

In Audio Link Mode Advanced Config, both HDA and SNDW1 were default enabled,
which caused both the options to be greyed out and non-configurable, since
both mere mutually exclusive.
Enabling only HDA mode by default. It can be manually disabled, which will
allow to enable SNDW1 option.

Hsd-es-id: 16010687363
Original commit date: Tue Jan 14 14:49:52 2020 +0530
Change-Id: I19fcdd2d8d44d3491b6d4bdff72515a43dc84fe0
Original commit hash: 886019b333e4fbbb270853ee097bf6f1c154a199

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9daffae17679938d98972f6ce63d4e22df2e600b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:51:49 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Add pch clock source setup option for discrete control logic type

Original commit date: Mon Jan 13 14:48:05 2020 +0530
Change-Id: If4f193a3690d8410ca8684e808e517b1433b0a23
Original commit hash: b4a7b3e9159784ead06d0a37355df5ddb37f4ce0

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6da243a5b021beacc538304893c1ab5a6a218dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:51:30 2020 +0530 
-------------------------------------------------------------------------------- 
Implement PCIe HW EQ for SIP17 controller

1. Created PCIe gen5 Link EQ related policy items and SETUP items.
2. Added PX32 related registers definition in CpuPCieRegs.h for ADL-S
3. Implemented gen5 HW EQ flow in PeiCpuPCieSip17InitLib.
4. Implement abstraction layer in PeiCpuPCieInitFruLib for supporting all generations.
5. Fixed the PL16L01EC ~ PL16L1415EC offset incorrect issue.
6. Moved HwEqGen4CoeffList from CPU_PCIE_ROOT_PORT_CONFIG to PCIE_RESTRICTED_COMMON_CONFIG.

Original commit date: Wed Jan 8 17:02:39 2020 +0800
Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8
Original commit hash: a8dc519622c864a3c0cd4477eaeb2f79d2a84210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 19372e1cc554bfccfe59f613b81903ab69059e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:51:21 2020 +0530 
-------------------------------------------------------------------------------- 
SaPlatformInitAdvancedDxe should not use Intel Setup Variable
Impacted Platforms: ADL,JSL,RKL,TGL

Original commit date: Thu Dec 12 11:52:29 2019 +0530
Change-Id: I369191c68d3864f78f2a51428ccfd0fc5d10ed92
Original commit hash: 3e77d9795b1b127a3c97d3871db44d7943ac5a21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 0bf211f045586983de199461481183137a9903da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:58 2020 +0530 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder - Part2

Fix typo SbxPchRestricted
Fix typo SbxCpuRestricted

Hsd-es-id: N/A
Original commit date: Mon Jan 13 13:46:16 2020 +0800
Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b
Original commit hash: baa1d460127afead740a8993521bd0cf471911d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 3ce674fc15932b21aef7dbb3050042dbd1441f46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:46 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseDebugPrintErrorLevelLibCmosPcd

BaseDebugPrintErrorLevelLibCmosPcdis not used by platform, we can start
clean up BaseDebugPrintErrorLevelLibCmosPcd under ClientCommonPkg:
  ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec

Hsd-es-id: 1507699218
Original commit date: Fri Jan 10 14:50:16 2020 +0800
Change-Id: I8de1776d62d5116bb77f7b0df1f7ce92e394b2b2
Original commit hash: ff2e0784f0c738536e3b009b9eb26a770b47f41c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.inf

================================================================================ 
Commit: 44a981113779716783111192be6d309e4ca246ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2031_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 13 17:37:14 2020 -0800
Change-Id: If5bfd5a3c7ee7a23d189a666b4a15db967e16c43
Original commit hash: 7971e8e186363b9388073173c5e018e1f24d7e39

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c19d3ebfc75c5e3db93b4c5176fa3c0c4b8c550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:31 2020 +0530 
-------------------------------------------------------------------------------- 
Restore MscnBar/Size of CPU TraceHub while S3 resume.
  Save TraceHubMemBase to variable and then use it to calculate MscnBar/Size while S3 resume.
Impact_Platforms: TGL, RKL, ADL, JSL

Original commit date: Thu Jan 9 11:12:01 2020 +0800
Change-Id: Icb6d54fcdbc9c69b9168a95326d4ed7f8a7d9bfc
Original commit hash: 4406e95971f9d141a830d5f90fdd9102b1e73808

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TraceHubDataHob.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.h
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4b5bcbe3aa48568033d6fd8e183feb70e800aed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:27 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS fails on write to MSR 0x65C (powerLimit).
 - PLATFORM POWER LIMIT MSR 0x65C has wrong bitfield define in ADL RDL 0.8
   This caused an Cpu Exception in HSLE boot.
   Updated the bitfields.

Original commit date: Fri Jan 10 15:53:15 2020 +0530
Change-Id: I67d0fdc71b15b0fe7a195e0743bdb5fd8776f86e
Original commit hash: ec19e1aa5cc435857ed7337a5334513af03f41b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h

================================================================================ 
Commit: 6fdc848053d0f4738f0651717e1c1b74ea48e594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:13 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [TGL] DPTF PCH FIVR RFI/EMI ACPI primitives are failing

Added w/a in BIOS to match the parent method format with child method to return a package.

Hsd-es-id: 2209241969

Original commit date: Thu Dec 19 16:05:30 2019 -0800
Change-Id: I642b7f51c4961b2be6dceb6d09e4109e5d5960ad
Original commit hash: fba4a610584908ec12ee1626fcabddb772451cd1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 53e40204cfaec402ee5e025bc70e163419e073c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:50:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiItssLib: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.

- added new ITSS Message Decodor control register and union defining bits
- added new general purpose ITSS config function to itsslib
- added workaround to enable legacy routing for itsslibver2

Hsd-es-id: 1507666607
Original commit date: Tue Dec 24 10:06:27 2019 -0800
Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91
Original commit hash: 46437c93ec04b8b6d04c2569ed0a3da9d67b3dbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c

================================================================================ 
Commit: aae167d379ad32d131b8d234a94ba814fce2bd3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:49:59 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Jan 13 09:01:04 2020 -0800
Change-Id: Ia28dfcb357a37223ff21a2bf3ef4b75fadff4bd4
Original commit hash: 0cc404adadf26ac348ac282689253de975ef91a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2ba555a3f85c45b9642e8c25fa9f46409fd48beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:49:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updatesfor USB IP V19 programs - rev3

Disabling HSII, TTE prefetcher enable, LTV-Limit update, USB2 U0 LT enable,
TTE Policy to prevent mis-uFrame check and disable INTR Complete-Split limit
to 3 uFrames, updated CP13-16 DEEMPH parameters for ADP-LP/S, disabling
ODMA ACK credit check to improve performance, set USB3_UX_ENTRY_DELAY_GEN2
to 0x2 for ADP-S

Hsd-es-id: 1809425367

Original commit date: Fri Dec 20 14:03:52 2019 +0100
Change-Id: If2099fae7ec89aab4b62baed6b767cfae5c34c5b
Original commit hash: 8862e9f5013031deaef17b2bea216dfdbaa8e00b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 7da84bf0e06e00b4355c0baa53e600f5df65a0e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:49:24 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Misc: Fix File Headers

File headers missing Intel Confidential tag.

Hsd-es-id: 22010056151
Original commit date: Sun Jan 12 08:49:48 2020 -0800
Change-Id: I69d2164ada523b61056148fb922ed98bd34d5068
Original commit hash: b232aa93ce836e374e0c1c39331641a820a20528

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/Guid/AcpiS3Context.h
ClientOneSiliconPkg/Include/Guid/ConsoleOutDevice.h
ClientOneSiliconPkg/Include/Guid/MemoryTypeInformation.h
ClientOneSiliconPkg/Include/Library/CacheAsRamLib.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/ResetSystemLib.h
ClientOneSiliconPkg/Include/Library/Tpm2CommandLib.h
ClientOneSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetNotification.h
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Include/Ppi/TpmInitialized.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetFilter.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Protocol/SmmVariable.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.uni
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.inf

================================================================================ 
Commit: f4e3af1b45ee2253ffc8c8da78949a5476bf555b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:49:02 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove VariableSmi, SetTimerPeriodDxe, IrqBoardInfo.h and IrqTableInfo.h

Remove the following files:
  ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
  ClientCommonPkg/Include/Protocol/IrqTableInfo.h
  ClientCommonPkg/Include/Guid/VariableSmi.h
  ClientCommonPkg/Universal/VariableSmi/*
  ClientCommonPkg/Universal/SetTimerPeriodDxe/*
And modify ClientCommonPkg/ClientCommonPkg.dec to remove gVariableSmiGuid.
And modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507692722
Original commit date: Tue Jan 7 15:36:32 2020 +0800
Change-Id: I3600b15ad97cca5da99e25d44d07493d638edd58
Original commit hash: 72b2bac6d0fadbb282d5011c0eb8b9c968cc1951

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b712351ecd8f36829f68990161b4fdcf2b184bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:48:54 2020 +0530 
-------------------------------------------------------------------------------- 
Fix HLK TypeC port number failure

Change PcdXhciAcpiTableSignature value for ACPI table rename.
This is a missing part for code changes d122498f853ae8de5c534463bb7b7c6920cceed9

Hsd-es-id: 16010182716
Original commit date: Thu Jan 9 19:31:24 2020 +0800
Change-Id: I8320055329797e49e7fc10e81b18af62ae321ee0
Original commit hash: f96aa978ff7dcac397f7943dc605fc699d2865eb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 4876f3f6835afb8474cd9239f5b847f3d09dad8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:48:46 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/BpmGen: Remove it

Already use ClientCommonPkg/Tools/BpmGen2.

Hsd-es-id: 1507697888
Original commit date: Thu Jan 9 18:26:01 2020 +0800
Change-Id: Ib85bbacc98d468a7eb8bba5915dd892a511a239b
Original commit hash: cc5cbd08c2d070620175d80f52451c23fd9d46c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen/BpmGen.c
ClientCommonPkg/Tools/BpmGen/BpmGen.exe
ClientCommonPkg/Tools/BpmGen/BpmGen.h
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile

================================================================================ 
Commit: 2950962c9ec9bd9743207dc8d4cf632fafb1dff8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:48:18 2020 +0530 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder

1. Rename SwSandboxBoardPkg to SwSandboxRestrictedBoardPkg
2. Rename SwSandboxFspBinPkg to SwSandboxRestrictedFspBinPkg
3. Rename SwSandboxFspPkg to SwSandboxRestrictedFspPkg
4. Rename ClientOneSiliconPkg/Fru/SbxCpu to ClientOneSiliconPkg/Fru/SbxRestrictedCpu
5. Rename ClientOneSiliconPkg/Fru/SbxPch to ClientOneSiliconPkg/Fru/SbxRestrictedPch
6. Rename ClientOneSiliconPkg/Product/SwSandbox to ClientOneSiliconPkg/Product/SwSandboxRestricted

Original commit date: Fri Jan 10 09:48:56 2020 +0800
Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0
Original commit hash: 18fc3332e2e18624ec0e498bb0f20aed312e0810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 3f59351271b943ab7c5b0fd2aacb8f80a8e70a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:48:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2027_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 12 17:36:46 2020 -0800
Change-Id: I716490da587584497892be814a63ebe3ce9d5837
Original commit hash: 1fecd9b43fc4f98e37616512dc5b5c08ff712cf8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df6c1f288e00544800cb22ed782fae9177cf8117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:48:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 12 08:48:26 2020 -0800
Change-Id: Ia8ac7fb820ad4a0be64864ca701468bfc7dfee25
Original commit hash: 27e05a364e7478ce83445dd3eb292a1208369461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 530fc6a6ae2bcac2c5e30e0e7658d22c2ecd339e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:47:51 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2026_01

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 17:42:44 2020 -0800
Change-Id: I01a3e08b2d121b16f213bf29945abaf6f9afb59f
Original commit hash: efbdadbde0dc9587c56aae591ae0f217e11506d6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95a7e5df40880d92578c799621feba27bcc7b6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:47:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 09:00:57 2020 -0800
Change-Id: I6e0a634a0a16bcb9bb08ed862e194ff9c8d776bf
Original commit hash: 936b5523c644756e966cdc9d41d0fb5e08ed6239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 3272da342c774ac6f86eae5a816c04a3f45028a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:47:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2026_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 05:58:10 2020 -0800
Change-Id: Iea7ade484f1e0991a2583f86c882407a08ea3109
Original commit hash: 95d3a26277f7fe3f4e19bc8984d306939bc9aa44

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 038732f0bef4b2b94ed207bc79fd7161df463f36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:47:36 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL MRC] Update the Dq/Dqs Mapping for the JSL+ LP4 board

Changes:
-Update the DqDqs mapping table for DqsMapCpu2DramJslLp4xRvp

Hsd-es-id: 1607196287
Original commit date: Sat Jan 11 01:54:51 2020 -0800
Change-Id: I4c3e76585c8d539e4526669eb359438dd5a03a16
Original commit hash: ad06af49913f5fdfb61afa1c0c7dee3951ac28c2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h

================================================================================ 
Commit: e5230e282a84f494b19aa55f13f728dd67ac99c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:47:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2025_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 10 17:35:14 2020 -0800
Change-Id: Id78ed88ec3edc503a44283f6c654655200954a33
Original commit hash: 26e3cdffe349187d336532f185f6565081fb3041

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 80e8ba451611c146dc2f6952e5effdb52df9b274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:46:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG

Update the EBG xHCI PM settings according to the latest BWG v3

Hsd-es-id: 14010688926
Original commit date: Thu Jan 9 14:48:18 2020 -0600
Change-Id: I6e83ad54adb150a307c068cba7abefb845b051a1
Original commit hash: 98fbdbef04dadc6deb5dc5cb03993bebbc608f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 4e13129ee22d874ee3cb94c1cf561e33ed8e7991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:55 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Library/PeiDxeSmmThunkLib: Remove it

Remove the following files:
  ClientCommonPkg/Include/Library/ThunkLib.h
  ClientCommonPkg/Library/PeiDxeSmmThunkLib/*
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507691749
Original commit date: Tue Jan 7 13:18:25 2020 +0800
Change-Id: I1021424e144bf060066f417fc02275395091af20
Original commit hash: 6ba109e8414eac8f1557d39b3b19beed9bb7f7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/ThunkLib.h
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/x86Thunk.c
ClientCommonPkg/Library/PeiDxeSmmThunkLib/PeiDxeSmmThunkLib.inf
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/x86Thunk.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: e3211fe94c9f365dda643c55ce16bd5c8568b399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:51 2020 +0530 
-------------------------------------------------------------------------------- 
Correct Flash Descriptor Index for Flashmap 0 in SpiAccessLib Library.

The number of SPI Flash Components is present in FLMAP0 register(Bit 8-9),
i.e, it should be the Index 1.
This means, in the SPIBAR + FDOC(0xB4) register, the FDOC.fdss value should
be 0x0, and FDOC.fdsi should be 0x1, for selecting FLMAP0 register.

Similar implementation is done in SpiGetFlashComponentsNumber() function as well.

Hsd-es-id: 1507689490
Original commit date: Thu Jan 9 16:50:04 2020 +0530
Change-Id: I01cdbba7d16ccd35150e515800c218bc5cdbc982
Original commit hash: 3d3f2345e44e1e4114f9d26573a70de1f47257e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: bf917a9e1ea223236179c5a35ce19d14b22fbee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:48 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Fix to select right set of SPD SMBUS slave address for DDR4 SODIMM RVP

 Hsd-es-id: N/A

Original commit date: Fri Jan 10 11:56:01 2020 +0530
Change-Id: I67fb0c507e38d91936530134da8e3af59a857e32
Original commit hash: afcbbc8a196b8b19a4a00e4f10d5d5027fcc87e1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 2163aff30bfab0088e356dc11012ddd6f6551513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Fri Jan 10 02:02:31 2020 -0800
Change-Id: I7bae97a76209347d6f57e76352b0a64d45a6b1a9
Original commit hash: 2e1373c5b92b78d9341809569ddcdd109c1f59d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 0c8e9d05eeedfb36d03f2e57a2b80e889d47d205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:41 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Extend CSME Measurement to TPM-PCR BIOS option is present in the Setup MenuIssue : No RCR to have JSL-P to support EMB

This change removes the extend CSME Measurement to TPM-PCR' BIOS option.

Hsd-es-id:1608950089

Original commit date: Fri Jan 3 16:29:21 2020 +0530
Change-Id: I2c131bbf2b3423f5a96dc737aee7b967e5b7c9bb
Original commit hash: 1be6990da36f69e979284cae19e4fca1602b2646

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/MeSetup.hfr
JasperLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 8f32f56c7faed47b59d2ed979eace3b5170e725d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:38 2020 +0530 
-------------------------------------------------------------------------------- 

Description: Convert BIOS MSR definitions from macros to structure format.

Original commit date: Wed Jan 8 20:27:11 2020 +0800
Change-Id: I058278e5e7ea84ce79ef00a70c076a91ff034946
Original commit hash: 1fb51615a24e5a574d018327e577af9a5999d452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: cb2f141b9a9b11ff4c8c1a0c90ba430810911eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:32 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Board ID change for Rev2 boards

1 .Change Board ID to 2 for Rev 1 silicon (Interposer) + Rev2 ERB
2. Change RVP DDR4 board ID from 2 to 1.
3. Add CPU ID check to support Rev 1 silicon + DDR4/LP4x RVPs

Hsd-es-id: 1507687291
Original commit date: Mon Jan 6 17:37:40 2020 +0800
Change-Id: I8dc1810a58bbcefeb1b656f11e73a329a0661cdd
Original commit hash: 20e98a9e8b22ac19e1d694f9c467c667f8d86553

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Include/PlatformBoardId.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: f12d04a3ee00fca393c948592a4b1e0ef2bc8e8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:29 2020 +0530 
-------------------------------------------------------------------------------- 
Add error handling when RCRB BAR of PCIe SIP17 controller is not initialized

Original commit date: Fri Jan 10 12:55:46 2020 +0800
Change-Id: Iea0ce772a0d2d7a43d1282ee9e22f5e492ed06fe
Original commit hash: 556c0bc21bf54c39d9634d0a35fc5e33c0de9e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 526e3538040295c2219bacfc8e6777a74724961c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove Legacy USB Support.

Original commit date: Wed Dec 18 16:15:53 2019 +0800
Change-Id: Id6c31c7a3f5aa950b167ec480bfcbf470f177ec7
Original commit hash: 8c0dfb15d8015f316ad153d38cda5424630b4b5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/LegacyUsb/LegacyUsbConfig.h
ClientCommonPkg/LegacyUsb/Protocol/UsbController.h
ClientCommonPkg/LegacyUsb/Protocol/UsbPolicy.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/LegacyUsb/Setup/Usb.uni
ClientCommonPkg/LegacyUsb/Setup/UsbSetup.c
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 500368a0dcc172152e4ae2c459732d58fbb8ad22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] [GFX] Hybrid graphics functionality not supported by using AMD GFX cards.

PCH slot, add fixed PcdHgEnable to .inf file
PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Thu Jan 9 18:38:14 2020 +0530
Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
Original commit hash: d058be4141c4d233f0c8593bbf98801f17a6369a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: 57dd2251084d06c34816125e93da8ecb78083bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseI2cDriverLib under ClientCommonPkg

BaseI2cDriverLib is not used by platform, we can start clean up
BaseI2cDriverLib related codes under ClientCommonPkg:
  ClientCommonPkg/Library/BaseI2cDriverLib/
  ClientCommonPkg/Include/Library/I2cDriverLib.h
And also modify related files in PlatSamplePkg.

Hsd-es-id: 1507694204
Original commit date: Wed Jan 8 11:20:08 2020 +0800
Change-Id: Ibb1a0f3fbfb0dfd760034bfb59054916b77e4a2a
Original commit hash: 80cb692d3a3e09e45cf66b88b27829fe5b566e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/I2cDriverLib.h
ClientCommonPkg/Library/BaseI2cDriverLib/AcpiFindDeviceWithMatchingCid.c
ClientCommonPkg/Library/BaseI2cDriverLib/BaseI2cDriverLib.inf
ClientCommonPkg/Library/BaseI2cDriverLib/DriverUnload.c
ClientCommonPkg/Library/BaseI2cDriverLib/EntryPoint.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetControllerName.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetDriverName.c
ClientCommonPkg/Library/BaseI2cDriverLib/PciInfo.c
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 0fb905cc7639cbdfd90d12bda420d20c86424e3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:45:00 2020 +0530 
-------------------------------------------------------------------------------- 
Removed CPU Flag checking for CPU TraceHub
  Replace CPU Flag checking by IsCpuTraceHubSupport()

Hsd-es-id: 1507668671
Impact Platforms: RKL, JSL, TGL, ADL

Original commit date: Fri Jan 3 16:29:41 2020 +0800
Change-Id: I435862f27fca3c66f7301ecf731f3ca45f15128a
Original commit hash: 642a264941b2a8b05890e2f75a13fd46a21c6c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: efc9ece260a8525877b1f1c124766e799a40800f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2024_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 9 17:37:41 2020 -0800
Change-Id: I60c86b53e86ec717f58b8279c4c4370fdb68832f
Original commit hash: 886a802bf50b36f47e49e2afa9a8598bc9a1b000

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8977f2d59664d581f1d8503442dfd242208e1b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:45 2020 +0530 
-------------------------------------------------------------------------------- 
Invalid usage of static local variable in FspSerialIoUartDebugHelperLib

Static local variable cannot be accessed in PreMem phase and should be cleaned up.

Hsd-es-id: 14010648694
Original commit date: Mon Jan 6 14:47:28 2020 +0800
Change-Id: I0d52774830cca50cd10459b577441b0840246315
Original commit hash: ef345c59a0775b6b1bd045f1c2d9edace14102c3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c

================================================================================ 
Commit: 320cd2fed9f06d9b713717bbe6fe9373cc1ca7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:42 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix when disabling PcdCpuSmmRestrictedMemoryAccess

Original commit date: Wed Dec 11 17:22:00 2019 -0800
Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5
Original commit hash: 710c165e19f827e0380fc97d8a50a3b716a8c5fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: b96b367ff05f551de74071e779594ce91132c0a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:37 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add ACPI and NFIT tables for 2LM only mode.

Original commit date: Mon Nov 25 15:44:10 2019 -0800
Change-Id: I38852739ca4fcd3301871feac790a04b1890e8c5
Original commit hash: 97ea61fe40a210fd138cd3b8ccaa00dd6dddd104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: 7f05379cb61996f8c80dbf410b4145a32f1dc30f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:25 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code clean up

Original commit date: Wed Jan 8 19:58:49 2020 -0800
Change-Id: I5b3b11b28d3129abf9c6233f1cbab6dd4a6ed5a0
Original commit hash: 77087420f375368680103622206a18345cbc5be7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
ClientOneSiliconPkg/Include/Library/BootMediaLib.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.asm
ClientOneSiliconPkg/gen_dec.py

================================================================================ 
Commit: 7bf8d01c3b05d9299c91966fe87fbc302f20c316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:17 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags.

Original commit date: Wed Dec 18 13:26:39 2019 -0800
Change-Id: Iaceaef0de24aac04450b623bf28951e55dda2518
Original commit hash: 78285cfdaf8a72d72cd174e1a589c497a803a9a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h

================================================================================ 
Commit: 5af862a20cb7366b2946f0dcf145901cf2cab598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSaInitLib: Tune WRC for IOTG

Tune WRC for IOTG for TCC.

Hsd-es-id: 1409342996
Original commit date: Wed Dec 18 17:11:06 2019 -0700
Change-Id: Icb8277486320f277213078154cff650a76dfd3bc
Original commit hash: 8dfe8e0464e0e9dd704ccda0af9d4b0b425357cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 153c33f108ba5a248edfb08681675fd4530334ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:44:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 9 08:58:09 2020 -0800
Change-Id: I4f225bdcf82e3f9ce69718a7d796657aa760652a
Original commit hash: 8a32fa7506ea563ffc2586bdff1724ad7bb17e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bbf72089caca8014a93bd8fe2d5938bdbe2058fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:43:55 2020 +0530 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag 

Original commit date: Tue Jan 7 17:34:21 2020 +0530
Change-Id: I3d7fdea2f13a8a6e9b664dd9f6859b1833b52599
Original commit hash: 4bb75cd8f18f1207e31ee89b162a96fadfab4741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 2002816fe1c3135350413f9f3f718b8ea75c933e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:43:36 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.

So make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGetXXXX

Hsd-es-id: 1507677995
Original commit date: Thu Jan 2 13:27:58 2020 +0800
Change-Id: I37379125fb7bb873f68b0630685dd09ebea2f39e
Original commit hash: 27e44e793162108d4edee1f5c04aacafc25a00ea

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
JasperLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/TbtPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: 8c5a6b956984bfac42b068a78d086730c431ac46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:43:33 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

Original commit date: Fri Jan 3 17:09:08 2020 +0800
Change-Id: I6920b8ee642ee796c2998303f20a2138f2483538
Original commit hash: 71acc74aa59c0e4d3f031a4067cb6dafb7c89b9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: ef46adb9707ec5d41633c58db7b547ecd0a5d3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:43:18 2020 +0530 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
 - Refactor FSP related modules

Hsd-es-id: 1507608814
Original commit date: Tue Jan 7 15:06:49 2020 +0530
Change-Id: I08701efe3566977dcffe8a24b7347fc85f104178
Original commit hash: f588b9b6d00001d813b0a6b240b8641f16ff872a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/FspInit/Pei/FspInit.c
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: b7111c5dedd356c394f458dc506fe1cef4f49dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:43:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2023_01

Hsd-es-id: no sighting
Original commit date: Wed Jan 8 17:55:25 2020 -0800
Change-Id: I625ff5b447d6c9bfd7673bbb03b35ea0147c6333
Original commit hash: 713e0f6979b5697df97e0b04419153bf30534db8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 32d7f5f248adf69fde9e70985a9430640f4d06b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeUtils: [EBG A0 PO] BIOS doesn't send "Get ME type" in case of SV ME FW

The function MeBiosGetMeMode must return "ME_MODE_DFX_FW" in case of the
CurrentState[0:3] field in MEFS1 is set to 0x0F. Currently this function
returns "ME_MODE_FAILED". As the result of that any HECI messages aren't
sent to the CSME.

Hsd-es-id: 14010681834
Original commit date: Wed Jan 8 12:07:31 2020 -0600
Change-Id: Ic05322873babd83d11fe979182c6649a644c4ac1
Original commit hash: 63dd10efbc369e492e61d30db153ccdc39548592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 930eec8e20479997a373e2058da801059c68e394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  Update USB3.1 SSPE register programming.

Ports 5 and 6 on USB 3 side non functional after changing lane 8 and 9 ownership to PCIe
SSPE register should be set based on lanes used not ports

Hsd-es-id: 14010658936
Original commit date: Fri Jan 3 21:13:29 2020 -0800
Change-Id: Ib6feeafe2a32294367ceb2fce48221049dd3efc5
Original commit hash: 3c000dc9ef27300f2fef89e074c1bc464570803b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 352d748cffaee304cbfd3505cf9e48fcd9b9017c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP-H] Incorrect PID used for ModPhy lane programming

Hsd-es-id: 14010650072
Original commit date: Thu Jan 2 14:17:26 2020 -0800
Change-Id: I4d3ada903d0b7b49d972d05327fcd80204270254
Original commit hash: a9667496b5982d6d7f87af4bdb0883da4f4a154e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c

================================================================================ 
Commit: 88357778ddb2b08bd41c3fd575675c75a306ae2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:38 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SmmControlDriver uses DEBUG_INFO for SMI control reg read/writes - too verbose.

Part 2 Changed DEBUG msg level from EVENT to VERBOSE.

Hsd-es-id: 14010340111
Original commit date: Fri Jan 3 13:52:21 2020 -0800
Change-Id: Ibc4158380c94cca750161386689a43daef4eb979
Original commit hash: 0800af7169f16e13978497bb44738be15e61cf6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: bd13965c45ccdd526828e92a4c9f868b62925fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:36 2020 +0530 
-------------------------------------------------------------------------------- 
Implement latest ADL 2LM Init flow.
- Program new register for ADL 2LM Astro controller

Original commit date: Mon Dec 23 16:08:22 2019 +0530
Change-Id: Icf7d753f6f49ad84820542fd559a99b56ae5bab5
Original commit hash: c05c6abacbdf01a73382cc2b59a49301bc05b591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PeiTwoLmInitFruLib.h

================================================================================ 
Commit: f3ef9004780157064dc877e1fe9160a8ade3a088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:30 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Updated 2LM-PMEM ACPI DSM pass through command definitions.
Impacted Platforms: TGL, ADL, SBX

Original commit date: Mon Dec 16 13:24:31 2019 -0800
Change-Id: I77f2e868f1333f7b314daa22706f4d83a7814c64
Original commit hash: 3c4ea5009b6dda3464a09250e20eba10fb5aafe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h

================================================================================ 
Commit: d25fb12229ee0f616242ab8dc809fd14d30af592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:42:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 8 09:00:44 2020 -0800
Change-Id: I6ad90a27b35959d32d634a595aff9e8773c48147
Original commit hash: a9621374e7937e3013152bb47ff38b899c76ae95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 188db93eeb2e8aef0aac2865be9d635d26d57217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2023_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 8 01:07:51 2020 -0800
Change-Id: Ia38a3f626c6bd4308c8030a4e8474ea0b16ba88e
Original commit hash: 1f43fd453d3e2dcdf49bac6cf9cc5aed76251e58

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ae13f2d91daa83ad046a5b9cb43201f7f9fc1fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:49 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Add new ACPI methods for PCH participant GET methods

The request is to provide GET ACPI methods in PCH ACPI device.
GET ACPI methods added (no param, but returns the value) -
GFFS: to read FFFC_FAULT_STATUS register from PMC
GFCS: to read FFFC_RFI_STATUS register
GFC0: to read RFI_CONTROL0 register
GFC1: to read RFI_CONTROL2 register
GEMI: to read EMI_CONTROL register

Original commit date: Wed Jan 8 13:05:46 2020 +0530
Change-Id: I1c9da30d8b1b09ac646cf598a6659aa4cc73dec6
Original commit hash: 16270699264b211ea90a0a56f98e3e3f117bc26e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 5786b4de9469a5546cd2d4863f3bf942b05637f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:40 2020 +0530 
-------------------------------------------------------------------------------- 
Create generic ACPI methods for DPTF participant to communicate with PMC

Original commit date: Thu Jan 2 11:12:10 2020 +0530
Change-Id: Ie44afcf6224dc7b4267f88c6bf55974839314986
Original commit hash: 56cb8ba3893a35f1f727aabf93f5a2f6c21a4c19

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: c26c72a2abdc7c25792c514af63760ec60ee5866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2022_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 7 18:01:35 2020 -0800
Change-Id: I9dfb151cd5b462189768eaf2d2e09fd3fbf3cde5
Original commit hash: b2eb53d8f99331f0c588c0d58550a90cdc9184bb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 48b7e19ff866c2ff4af48e89c209e9775cc01619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:13 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix MrcInterface Alignment.

Original commit date: Mon Jan 6 16:51:02 2020 -0800
Change-Id: I267a59f90314bf76dd7cf9e83c96d8c2b7d0ca9d
Original commit hash: 59bba4cea8b039da39b90a5bd2de6e0416ae7bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h

================================================================================ 
Commit: 58157814725c0e42aa4c46cd18de961f06d86da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:41:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BoardPkg: LPSS stuck in D0 when system is put into sleep blocking S0i2.0 entry

Added Touch Pad Interrupt programmiing when used as IOAPIC:
- GPIO rxevcfg to make sure it is Level triggered + new API in Gpio Lib
- GPIO RxInversion set to disabled
- Enable GPIRoutIOxAPIC
- Fixed RTD3 code to align with other GPIO settings

Hsd-es-id: 14010456790
Original commit date: Wed Dec 18 10:46:44 2019 -0800
Change-Id: Iba9ab6773096eba61a85eba64b6ad3347ebf52db
Original commit hash: 64334cc27f5c7bf80c2d3e02a395742e7b537495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl

================================================================================ 
Commit: d31afa8fbef5d166d2b4a8ff805adca655a27fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Enable TME by default

Original commit date: Mon Jan 6 14:00:28 2020 -0800
Change-Id: I55a2bb0910336bdc7fa4d9c1b7da8958c7d303ce
Original commit hash: 9fe41ec7ff2b59ba64dc33e2a9f5320ef26f6518

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1bced077a22dd8342af8d42173bf6ae67ba33e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB2 SUS PG POR for TGP H

usb2 sus pg is enabled on bios but phy pg enable bit

Hsd-es-id: 14010638411
Original commit date: Fri Dec 27 16:17:56 2019 -0800
Change-Id: I251c90d866fc9a7f1ee254629960da3b4251eef0
Original commit hash: be2abacffa6e1ec28ba297f35a03f72ea4d4aa95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 30c4207f2dffb1289b1af599d046bd7626d4e5e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 7 09:06:25 2020 -0800
Change-Id: Ib55d9a687c9068140fd4df3ea2ad7e7b39ca13a6
Original commit hash: 9ac9d4f294e6e64e650db16c610090924a74195a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: d05c2b0c9d0a7c23507ee2345088903a5869f4b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:26 2020 +0530 
-------------------------------------------------------------------------------- 
Unhide HECI3 for CSME WLAN Ghost device RCR for BIOS

Remove iTouch support as it is no longer supported.
Change HECI3 enable criteria to match new use case for the device.

Hsd-es-id: 1809531370
Original commit date: Thu Jan 2 09:38:04 2020 +0100
Change-Id: I9f547bbba1cc366f721cfce21ce72cd4fa82bcbb
Original commit hash: 21956ed8feb0b0070e7c934d286f47c394b96bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: f5935b0457d4a59cf77a0fe7f7d7401f802a9a7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:17 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] [VP] [Audio] : DMIC, RefCodec, I2S are not detected in device manager even as YB device under OED

ADL has 28 PCIe root port but NVS was aligned to 24 root porst. Add more space for PCIe NVS.

Hsd-es-id: 180940584
Original commit date: Fri Jan 3 14:33:12 2020 +0100
Change-Id: I5ceabebfa6eacbdda55989b4a84c92058295145f
Original commit hash: eb3db4b6e4408931d65360cfa7d7fdd55ba877b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: c264d8522bb0c6391a16817c02fdf2a42b6c4bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:14 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL MRC] Update the SPD Address for the EEPROM on JSL LP4 boards.

Changes:
-Update the SPD EEPROM with smbus address 0xA8 to enable the SPD override

Hsd-es-id: 1607196287
Original commit date: Thu Dec 19 15:54:22 2019 -0800
Change-Id: I8bebfd90dd9584b0bc4625decbf91dbef3b776af
Original commit hash: a102d3abee30977aa9b4f4573fe356128aefaa64

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 9cfc000e4781105fec0c07e1d985f32ea54b5e7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:11 2020 +0530 
-------------------------------------------------------------------------------- 
JSLP: " Power Limit 3 Duty Cycle" spelling mismatching in BIOS setup, Showing as "Powet Limit 3 Duty Cycle"

updated the string correctly as "Power" in BIOS page

Original commit date: Tue Jan 7 15:13:28 2020 +0530
Change-Id: I1183ae7c6955a74a426602c41f6580548b50be68
Original commit hash: 0fb9b6f7a59ca5a78248ce91f3a0e1287eabead0

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 316866bfa49cb88b1d0dde711b17606d5c157fea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:40:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG]Enable FOMS debug logs.
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Wed Dec 11 22:16:40 2019 +0530
Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3
Original commit hash: 16b5cacff3f826b136492f1bfd322f2be14f4381

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d5c1e18cc5aec984947b09db0d9ab4d239e0cc4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:39:56 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]:EHL A0 Ucode+Pcode debug patch release candidate - e5101003

Updating the uCode e0001003 to e5101003

Hsd-es-Id: NA

Original commit date: Thu Jan 2 16:31:31 2020 +0530
Change-Id: Iccd294d960e1d567f888f541deaa349a397f6ee1
Original commit hash: ff12aca93309b99f1d03900647933b3f4e1995e8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m190660_E5101003.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0d0ce730dd446759ff544844628ec1e73ba9a747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:39:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG]Program 2LM specific values/flows.
Impacted Platforms:TGL, ADL, RKL, SWX

Original commit date: Mon Dec 2 15:32:29 2019 +0530
Change-Id: I0d70d09f68c9e0ba493de2c0d71e28ea1b28bf44
Original commit hash: 3168aa2de5e24bd17e2b60f402dbfc006a34fa74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: b4ad6de8885bf8bd1382e579790cea03c2f0daa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:39:41 2020 +0530 
-------------------------------------------------------------------------------- 
[FSP][Platform][Board][C1S] PcdEdk2MasterEnable is obsolete

PcdEdk2MasterEnable was used to upgrade EDK2 version in past.
Currently, we use Edk2:Override/trunk to sync Edk2 change automatically, so the PcdEdk2MasterEnable is no longer needed.

Hsd-es-id: N/A
Original commit date: Mon Jan 6 15:29:10 2020 +0800
Change-Id: Ie3fb86024cb4e05160e1a2f668d7c378708e8e41
Original commit hash: 31a800fdedb3d7c1d51561a042835a892efd0a9d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/prep.bat
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakePlatSamplePkg/BuildIafw.sh
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc
JasperLakePlatSamplePkg/prep.bat

================================================================================ 
Commit: f35829396f54f5f52b5c9027f67862c1b2c1b1e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:39:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Update TGPIO Pin mapping info

Original commit date: Sat Jan 4 02:52:09 2020 +0800
Change-Id: Idd9cc27e63bc254999aec3e10de0de6bae92fe05
Original commit hash: 3d66d60ef6c703ed42a7a5c16a1617fcb3e8733c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 59f387dd706850f32fac5e99529e2841cb5edeac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:39:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2011_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 6 17:35:24 2020 -0800
Change-Id: I653ff7216b376b07da14090ef8a1c74903875920
Original commit hash: cf2801f3e4f3085c1a0f266dd4c87b14a59782c1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5aa402d45105ded6a99250aa280b44192c27484c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:38:40 2020 +0530 
-------------------------------------------------------------------------------- 
TGL: Update for BIOS setup options
Impacted Platforms: TGL,ADL,RKL,SWX

Original commit date: Mon Dec 23 12:31:00 2019 +0530
Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723
Original commit hash: fc433a5aee6386f5fbd6508b3e164998a6b38cca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3d3e690e70f63868662e324cb1d5a236699c2845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:38:33 2020 +0530 
-------------------------------------------------------------------------------- 
Add API to determine if TSCU programming support for CPU TraceHub.
Impact Platforms: ADL

Original commit date: Fri Jan 3 11:38:12 2020 +0800
Change-Id: If4aa3ee805caf9e02ee6974676aa46852e6b1234
Original commit hash: f0929ea8c8a2579295d4f38e5845e85aa8eb3fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: cfbf0b4e88f36b60fc8347dd9f9c6fc5c5d2239a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:38:26 2020 +0530 
-------------------------------------------------------------------------------- 
[WOSPM] BIOS should provide DSM interface to PEP to query IPC1 mailbox interface

The patch aims to sync following Lakefield patches to TGL
https://git-amr-7.devtools.intel.com/gerrit/#/c/49630/
https://git-amr-7.devtools.intel.com/gerrit/#/c/55091/

Some changes being made when sync:
1) Converge above two into one
2) Move PmcPrivateLib related code into ClientOneSiliconPkg/IpBlock/Pmc

Hsd-es-id: 1507670745

Original commit date: Fri Dec 20 10:17:20 2019 +0800
Change-Id: I487bb5d946084d74d21620c1f8b481c714827cce
Original commit hash: 11d6c00aca2c107a0e62ec3e6dbeef8eba4f49ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 2204186707d7439bc4976c186f60c85bf157a619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:38:08 2020 +0530 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
- Refactor PlatformInitAdvancedDxe driver

Original commit date: Tue Dec 24 18:20:53 2019 +0800
Change-Id: If4608297a5b8d969fe6ba16c0f2a213b1ae560a8
Original commit hash: 3c88a64b0b3fcfca430205b2a24d9f92fc389e2d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: a8affa2b4ef66744fa0bc3177e409adbbcfec5c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:38:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2017_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 17:36:23 2020 -0800
Change-Id: I5387d5535ba5581957496a9f218463475a4d6c85
Original commit hash: b45f30f42cd1e04a322683dd5e651bf3dab9e299

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f31cd8b59b9bab504dc413a89c8bce79908e29e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 09:01:03 2020 -0800
Change-Id: Ib0f58710c6b096bc465111a33ed0559448e349d6
Original commit hash: 02242baa891037560838ee830e26b312c02d7c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 3d7f7ce24de350871c576ca0f6250054d74610c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 08:48:25 2020 -0800
Change-Id: I5395dc87f17b5619ad08cfb41953e693bff897ab
Original commit hash: 78ac62d09a783f5d6ac0f9c9b25bf53a300ad65e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 204bc4747089fe4b99da0021004a89b94330bdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2016_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 4 17:47:53 2020 -0800
Change-Id: I89931a9742b1dfe755218df90bc9802d3a9d6fad
Original commit hash: 451953d5dd2d222a539ae786c028bbb7803a080d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d6cd25b64d8a96bee1e786449ade7b3dfee72bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:22 2020 +0530 
-------------------------------------------------------------------------------- 
Description: GPIO renaming

Original commit date: Thu Jan 2 14:07:06 2020 +0100
Change-Id: Idd393f9f303a1a5402eec5a555f74f71ebc55050
Original commit hash: 0890fe2c774d9ecf4acf50796af5099d23427965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c

================================================================================ 
Commit: 74e364d1c3bab4fbc1938c0e0a714a9c2e7edea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 4 08:58:11 2020 -0800
Change-Id: Idcf0e9589d912f0d6689d2a964783a2f20c562cc
Original commit hash: 97f8c63ea3bf3fc4c8e9fe20eda6138622a78998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a6af6802d4b7e57b55fb3a1226bf9e44b9065e8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2015_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 3 17:33:30 2020 -0800
Change-Id: Ifcca55897c1a4ab0df88ba89d5216cea024befa0
Original commit hash: 0f6cfe49f8e11ce0ba67320de695a07fa7d73cb8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4997d8994ea08cb7f843626c62c24b3ff7a91ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:37:01 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update ACPI HID for TGP H

Based on spec INT34C6 is the ACPI HID for TGP H

Hsd-es-id: 14010635530
Original commit date: Fri Dec 27 15:06:36 2019 -0800
Change-Id: Ifec803fbf6ed784f39e01658cb57ed451c1abfac
Original commit hash: 9dd8421acb2376cf927726ea537fbdf7471a8cf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h

================================================================================ 
Commit: 705a1fc0c965500dbefab298223d75bd441b5f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:51 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]When C6DRAM is enabled in BIOS, bios should write 0x3 to MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG (0x1D)

Original commit date: Thu Oct 31 13:34:58 2019 -0700
Change-Id: I5de7264b00bb4b8775a2995518ac0cf2d33307d6
Original commit hash: 9da7d71504dee4cfb544a732d399216a3432e15d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: a1bd2854a61db2aa45db75c3ef40e207907ad9c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 3 08:58:32 2020 -0800
Change-Id: I64df7d2ce6367eb9cd4bbbb58de53720f6be77af
Original commit hash: e21eeb03cc92447bf7db057a080350395521f57a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7217c1d45939d7af2589d91d66b3a79aba55f6c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:28 2020 +0530 
-------------------------------------------------------------------------------- 
Add RP21-RP24 support in pep.asl

In pch.asl, the PCIE root port has been enumerated to RP24.
But pep.asl only enumerated to RP20 for PEP constraint.
The change is to support RP21-RP24 in pep.asl and aligned to pch.asl.

Hsd-es-id: 1507671421
Original commit date: Mon Dec 23 15:52:45 2019 +0800
Change-Id: Id324dd2786448465a3273068179be68f51f58a89
Original commit hash: a5532322943f71f418b7b0a9be6dfd776fd8cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 5734bf20e3645c86387ec9871e407ce2d531588b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:26 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Modifying the code to support JSL  LPddr4 board.

Original commit date: Thu Jan 2 14:57:12 2020 +0530
Change-Id: I279d79ba8ab6f9727a6c37500de71c1ab1614050
Original commit hash: 2552519652caa9456a8440a51905e26fc74ba0cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 68bb78e6ade1b42d198579f8637533a83a5cc0ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:18 2020 +0530 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default 
1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
2. Added missing policy print.

Original commit date: Fri Jan 3 11:04:35 2020 +0800
Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
Original commit hash: 3160202a59034abc0dc31294a627eb0a09ba0482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c

================================================================================ 
Commit: 948cdbe54fb356e5844b86e40a551fdcbbe6f96a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:36:15 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL]Intel Turbo Boost Max Technology 3.0

- Enable iTBMT 3.0
- Resolved GV cycle and TAT p-state random switech issue
- Check ITBMT supported by comparing OCMB 0x1C Fused P0
- Default enable ITBMT feature and supperss if not supported

Original commit date: Thu Jan 2 17:36:20 2020 +0800
Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe
Original commit hash: 2234bd7d3e4315e1e150d6759a24acb764963726

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 513eeec48142070ed8421ecf9d789c4bf4891c68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:35:43 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove VirtualMsrcommon.h

Original commit date: Fri Dec 27 20:07:35 2019 +0800
Change-Id: If0fe8ff06c27dd94701355a1a723a95f60c463aa
Original commit hash: 0846335c2f0461171c91f78a883943a66ac949f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: ecb3e3859ceef11efc30acfbd23eb570cb5f53b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:35:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2014_01

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 17:37:03 2020 -0800
Change-Id: I9e1a915522c5e82db131f1d47b6f9f57aabf5117
Original commit hash: 5e3f1c2532476d9bfed1465add87d49660a2c4db

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1686b95a14a2ee7a1db0b4e4ca4f145986cbd48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:35:35 2020 +0530 
-------------------------------------------------------------------------------- 
Description: VBT not supported for Gen9

Original commit date: Mon Dec 30 09:57:56 2019 -0800
Change-Id: I68ff07e04a633b296710da4d7f7dc44260e12129
Original commit hash: 1b84a1d96757c3cf2d41c5ccfb0d3dbdac576dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf

================================================================================ 
Commit: cfd9060da23239b4674c99cb0fad908e99cbef24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:35:32 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags

Original commit date: Wed Dec 18 16:40:04 2019 -0800
Change-Id: Ie51a4ae4eda11d9bdb7ce0ca6d45ca2369567d4c
Original commit hash: dfd011ce912af3ed64a418299b806835462662ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 0fe518c9a9c7b688d8f6c9cf5373d672692df5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: The SMBIOS table 130 and 131 must be created only for client firmware

The SMBIOS table 130 and 131 must be created only in case of ME runs client firmware.
For SPS FW these tables cannot be created, the following changes were done:
1. MeSmbios is run only for ME client firmware.
2. gMeSmbiosTablesUpdateProtocolGuid is installed only for ME client fw.

Hsd-es-id: 1809516742
Original commit date: Tue Dec 31 13:26:41 2019 +0100
Change-Id: I04ec7e403b00d5c9d0eedae8d74d7789f2661c1a
Original commit hash: 27bd2dd26111e54276f222b28936fa108012df82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: 501c396564b246a86a9226b632b16c36c7d5364c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:51 2020 +0530 
-------------------------------------------------------------------------------- 
S0ix requires otpimzed EXT FET RAMP times in PMC

Added PMC programming for both IsFet/Fet:
 Fet:   7 * 31 us = 217 us
 IsFet: 9 * 10 us = 90  us

Hsd-es-id: 14010330188
Original commit date: Tue Oct 29 10:20:52 2019 -0700
Change-Id: I65adac4450ca1fd067e3c2e9194aa3ed600071cd
Original commit hash: 5fc417178ada0104827a8c41029a403e89e58c40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 64e2ae898538a8b6fdba650289677005d99ec333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 08:59:42 2020 -0800
Change-Id: Ibd86f3e743a8c513f9950c8abdc8f7cc565b726c
Original commit hash: f79b70d75ae37c6d371bef1e7cae690fb268c0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: dafe90f56cae4195cea972b2719fec369a099c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2014_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 04:10:55 2020 -0800
Change-Id: I3d1ebf39f9d9950d2b89bfc8a0f0facd54a916b4
Original commit hash: 17d63a9261083a2c0bf96a54e8f05fee1bbd3de2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d64dd69bee07a938e53c56006b762deb24a605b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:32 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Board is not booting and getting assert due to couldn't find configblock of CpuSgx

Solution:
Configblock of CpuSgx should come under if PcdSoftwareGuardEnable = TRUE,
as we removed SGX feature from JSL.

Unit Test:
Board is booting fine without any assert, with this changes.

Hsd-es-id: NA
Original commit date: Thu Jan 2 13:12:54 2020 +0530
Change-Id: If68ad35a52d2ea04f7c21d08d07807b0b971fd35
Original commit hash: ffac97178e9a14c1c1e3199f8f6a97f3cda736a7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: b96df2644dbe5ab0a83ef8ae99044cde9640f003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:29 2020 +0530 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S.

1) Get DpIn Cpu Private Data.
2) Check Gfx card connected on PEG Slot from GfxHobData.
3) Verify DP-In port map is set properly from DP-In Config Block.
4) Initialize DpIn IOM register as per DpIn Policy.
Note:- This Code review part only contain C1S related code. Corresponding Product and Platform related code will be in separate code review.

Hsd-es-id: 2209589910
Original commit date: Mon Dec 30 15:36:58 2019 +0530
Change-Id: I6051bf180a8542b58162f1bde9c79ab86120ee2b
Original commit hash: d70206eea82be98a8a3b31b047e13f92b7e12e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c4280c8e5531ba7ce96004ba44e21a86e4a6e640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:24 2020 +0530 
-------------------------------------------------------------------------------- 
JSLA0  uCode+Punit debug patch - E300100

Adding the JSL uCode m1906C0_E3001000

Hsd-es-Id: NA
Original commit date: Fri Dec 27 17:48:45 2019 +0530
Change-Id: Ifceadb8f8c0421fb91f6e7714ca88daeeb5a17c9
Original commit hash: db40458aaada93f8f0d3a9e24a84873111543efd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E3001000.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 465657517b10ad99871854c7ddebe92f4376da0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG

Programmed EBG PG values according to BWG for following IP blocks:
 * eSPI
 * DMI
 * SATA
 * SMBUS
 * cAVS
 * xHCI
 * LPC

Hsd-es-id: 1809400387
Original commit date: Wed Dec 18 17:34:48 2019 +0100
Change-Id: I62b86a073d225608021b1979c656dfcd16b4e268
Original commit hash: 389a965a8538ecd36c85d114d73da1eaa9a8c1c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: 876a298150222cae66cc2613597ceb749b2e2db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:34:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib

Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507645504
Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485
Original commit hash: da0c86ead2dfda4a285e993395feb7995432fadf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 3a314f97718ee2246ecafc837273bafe57913a65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:58 2020 +0530 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM

1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
2. Add SETUP item to control the PCIe tunneling for USB4
3. Based on policy to program security level register.

Hsd-es-id: 2209619657
Original commit date: Wed Nov 20 11:58:53 2019 +0800
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
Original commit hash: 215d52268e03ec6009a3456a305a9f92ffd99eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: d82875b4533e2cbeb512569740722b49313feb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2013_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 1 17:37:38 2020 -0800
Change-Id: Ia3b43c9fbfc1a37f9c6d4b13a1fb4c906bfd76b5
Original commit hash: 77fed8bf955efbf2e87d751ccec223993d2f0562

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c209aff8739c7587c0f921fba9fd94973283c142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:32 2020 +0530 
-------------------------------------------------------------------------------- 
Remove FscpMsrcommon.h

Original commit date: Wed Dec 25 16:30:10 2019 +0800
Change-Id: I464e8bf6deaeab6593bfe1f4c8154c08c9c6e646
Original commit hash: c5058508ed5e6c505657a1c28d1ab13e28f3ed1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 4b0d31bcff6e2c5688d4fa99f471d4b6fe21b528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 1 08:59:46 2020 -0800
Change-Id: Ie55b2c3bf75e64e47eb0f12c42a017580e9c3048
Original commit hash: 0c661f37553204440d0fb9fa0a3e25418aaba565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ef240b1f6994354e47f6a31e92277b229ce9a6fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1532_00

Hsd-es-id: no sighting
Original commit date: Tue Dec 31 17:33:32 2019 -0800
Change-Id: I41a4d89734deec869d242e5a959c6a9821c21591
Original commit hash: 0a2ccb8b5dc9f91442ff34f1647832d72665ff30

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dcd25bbeb615e7bb5d9bb1475a49e175ed3820f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:03 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS Shall configure ADL CPU Side portIDs
Impacted Platforms:ADL, TGL, JSL, SBX, RKL

Original commit date: Wed Dec 11 14:07:34 2019 +0530
Change-Id: I692f7c37359ffb6d2e56d4961da7f132a47d5174
Original commit hash: e8224c80264c3abbc9903de89edc288d28e65a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 6ab3198516ee34e46ff87755ceaceb64cae49d9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:33:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Remove SGx feature

Original commit date: Mon Nov 25 17:28:13 2019 -0800
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8
Original commit hash: 59127fb0903c18b3b3720e2e748117c6795ad8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 7a3d726a3e5863b63e54aab3025f917e3078ec77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:32:51 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Getting Mc0 and Mc1 sizes from MRC.
Impacted Platforms: TGL, ADL, SBX

Original commit date: Fri Dec 20 14:41:53 2019 -0800
Change-Id: I23e74f25305937b979bb7d42aca1bda202664f82
Original commit hash: 85472657d453a0fa37e80a055c64dff78357a094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 7aff0a979c45a6f58ac45528ddf37c41379b0a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:32:44 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 31 09:05:16 2019 -0800
Change-Id: I7049a2d449a1169753acbd5891ef182333430e3d
Original commit hash: cc51b610a5f5d69f9361f1c47f02e3066ef03887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 877791d99999f12d72b4d9d7d5c503b8b93bbe2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:32:35 2020 +0530 
-------------------------------------------------------------------------------- 
Align FWSTS1 definitions with ME BWG specification

"ManufacturingMode" name field has been replaced with "SpiProtectionMode"

Hsd-es-id: 1809047861
Original commit date: Fri Nov 15 13:56:04 2019 +0100
Change-Id: I05dfebb8cd858ebd6ae486c3f320368d5980b863
Original commit hash: dc58251b4179b2addca22e549d55c301d264a0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

================================================================================ 
Commit: d21885dd9b068f68fdd943a969ddb0da4b3ff17a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:32:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1531_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 30 17:33:42 2019 -0800
Change-Id: I14e3cbe97cfd3c9308a702dfd93917bfbbc1b981
Original commit hash: 3572204830b4534f976a367745e4338c1d6d36fb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19c1321a70d3c688590a624d6051b0e14933dc55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:32:03 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Enable MRC header file wrapper code for Release

Original commit date: Wed Dec 4 23:25:05 2019 -0800
Change-Id: Ice3906b4eafe80b56326d0533ab1f33dffeabce5
Original commit hash: c7f916e25dc4d4a905c922a135262b1b0a08390e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: d13731d359694e50e39fde24a5bb40340be992ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 30 08:57:59 2019 -0800
Change-Id: I91d44ebd198baba7c8d9ed708e8eaa243d3f89ef
Original commit hash: 5af5371383e95384163e81685174d79cdc2a4f27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 34d373c87126ff20011a40a20cdd5367d08e1364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1527_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 17:33:23 2019 -0800
Change-Id: Ie0349d8393b6cbb87ea7a82d32e92705252ea006
Original commit hash: e92fa6fd153d9c3beae1dc18fd0631a33e0ab502

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d87658d7ec7087301ef13b82b6e830637eb39dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 08:50:39 2019 -0800
Change-Id: I73330572d2110ef49cc8919f16eceb78ff0225b3
Original commit hash: 34bd9cc0eef2936abe76207a71e3f238fdb34ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 44f2bf9128541b4c433858fa9dd9087620b69523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:21 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1526_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 28 17:33:42 2019 -0800
Change-Id: I57c5def04566e30e9a5a80dda78d981820d53988
Original commit hash: e7532de4efb49925388e659b5847e94f75693fe7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7806b40d0d6a3d01bad269e60154dd03e0b7e31f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 28 08:58:55 2019 -0800
Change-Id: I14ff55672f38ee36b22629057f7298c7f2a960ed
Original commit hash: 5ef89d245898ba3f58b04f5f74f22a5923a5a9d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 851fac3788b7f01e833730c7967ce723d5ecf851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Dec 28 01:42:45 2019 -0800
Change-Id: I6cc455d7c4909c813a2eb0556c8fa668ce267c8f
Original commit hash: 43e31f7e24cc56f46dd4a6a7210969042bc63c16

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: bd131a3615d153c771a086f49fc663dd4b29f13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1525_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 27 17:33:40 2019 -0800
Change-Id: Ie608197a7043703ea760dc2ea01bd7fb830d445a
Original commit hash: 60f86ea015af3c9e13539b23f23a0f5cb26253fc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2891c4feefb92d2ecb44557a825323241c407110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:04 2020 +0530 
-------------------------------------------------------------------------------- 
Part 2 - LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset
 - Added poll for LanPhyRevision after LPCD bit check to compensate for ~3ms delay between LPCD bit being set and value being available.

Hsd-es-id: 1607782919
Original commit date: Tue Dec 24 12:18:59 2019 -0800
Change-Id: I9613c9dea3421f65a619008d321568630ece50cd
Original commit hash: cbc2442711bf228e800beca3c2a3321be5a519c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 3202580f2513ed0055723b12c9e64b9f4e1a6b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:31:01 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update ISH UART RST GPIO

Update ISH UART RST GPIO for PCH H based on spec

Hsd-es-id: 14010635010
Original commit date: Wed Dec 18 10:14:14 2019 -0800
Change-Id: Ia1835e91da38b0bbb6d18d879d0c76bb9c653183
Original commit hash: 83c4cf112153678fdc6652d0a4c851f2ac6e26b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 2bd1ce09b1459e9c63e6a66ed7b4ab6d8678cc72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:30:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 27 08:58:09 2019 -0800
Change-Id: I96bd30619b9b00f911e30ea6e68dddcc53bce485
Original commit hash: 4f39f9d62a694030bcd233b863df57e642469d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 29fd6fd5a9264874214eff0852a000f10231d417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:30:38 2020 +0530 
-------------------------------------------------------------------------------- 
[KW] Fix uninitialized variable errors

Added initializations to variables that might get used without being initialized.

Hsd-es-id: 22010035838, 22010035891, 22010035894

Original commit date: Thu Dec 26 13:49:54 2019 -0800
Change-Id: I1f063b49807320a4823c0d1b2d8f356582b18ab0
Original commit hash: 403430f4bb9bbecf0b22112b90c3f25aa0675b3b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 8f272e6adcd21737f43679ef2e047ae40f79fe04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:17:00 2020 +0530 
-------------------------------------------------------------------------------- 
Description: DisableCacheAsRam.c use MSR structure format

Use MSR_NEM instead of NO_EVICT_MODE,
Create function MsrIsEdramEnable() instead of MSR_PLATFORM_INFO BIT[57]

Original commit date: Thu Dec 26 13:37:48 2019 +0800
Change-Id: I76f00ff955440cb6179a1ffd5b64d3f9c5df277c
Original commit hash: ef1cd8b97cb0c7deb878b01f85fa4fcaf8c7f18b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c

================================================================================ 
Commit: b8e27c54bad055a2fe3d49db01cb5474d51d9159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:16:56 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add support of eDP lid status for GFX PEIM
Impacted platforms : TGL, ADL, RKL, JSL

Original commit date: Thu Dec 26 20:57:22 2019 +0530
Change-Id: I593739a6e1df5a44a4a18a78f91eb9f3695bcd39
Original commit hash: a603c098b5f3494e287443606e5857f09a981cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
JasperLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9a44c28a74cdc507cd9458c1739a192885897a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:16:53 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add requirements for BIOS to set GT security
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Tue Dec 10 22:30:53 2019 +0530
Change-Id: Ic2ee7ba364a7bd51d191098d548e0181fdf9a7ad
Original commit hash: c2af730eea6d748ea37a1b11c338358ea110b8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 8c98c28524c201ecffd2546ba138b800d40a2aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:16:45 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Copy TglCpu useful code into EbgCpu

  The DCG code usage at C1S should not use "TglCpu".

  All h file usage (add it for track):
                          Use                   IN
  PeiSiPolicyLib.inf(PEIM) < TcssInfo.h          > PeiITbtPolicyLib.inf
  Siinit.inf        (PEIM) < SaRegsHostBridge.h  > PeiSiSsidLib.inf
  Siinit.inf        (PEIM) < CpuPcieInfoFruLib.h > PeiSiSsidLib.inf
  BiosGuardServices.inf (DXE_SMM_DRIVER)< CpuPcieRegs.h       > PeiDxeSmmPciExpressHelpersLib.inf
  BoardInitPei.inf  (PEIM)< IgdRegs.h           > PeiHdaInitLib.inf
  BoardInitPei.inf  (PEIM)< VtdRegs.h           > PeiSiPolicyLib.inf

Hsd-es-id:N/A
Original commit date: Wed Dec 25 19:37:39 2019 +0800
Change-Id: I4a075ad2ff0f44728a2a29232e5a8f128a96d83e
Original commit hash: 726d9d349d56b652dbedfd0b317fcae348f8151d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f3f143eb91ade41bdb5cebbfc18dd7d1317d8a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:16:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1524_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 26 17:35:43 2019 -0800
Change-Id: Ib79123ac02418d4be28760167032b30ec97f97dc
Original commit hash: b724439335f720b6b36db72f5094c8be5c561c26

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d2717416f04956a8e2c1fde032c4a4ebf0a3ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 26 09:02:58 2019 -0800
Change-Id: Icd90046c81655c3099719b0c929ef8cb9c0d708a
Original commit hash: c5f2e6f84d8d0550dc4c6d7023a70b82c2c9d6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a4721482ffb5d4bf32be0f78da4563f7ff2d2c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:49 2020 +0530 
-------------------------------------------------------------------------------- 
[JSP][BIOS]:C-State Latency control MSRs are programmed by BIOS.

Updated IRTL programming

Hsd-es-id: 1607500518
Original commit date: Thu Dec 26 16:50:25 2019 +0530
Change-Id: I5701f3a25176196af429cab2bd203b6e85d48915
Original commit hash: 812991eb94290778506348b95b481207707e7aff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e4a9a27542a40885d99a9900377ec09f774a4b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:41 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Code Sync up common of platform.
 1. Support Camera.
 2. Flash mode Support
 3. G3 settings

Original commit date: Mon Dec 16 15:39:08 2019 +0530
Change-Id: I03e9ca49552446221bb382020e65023ff64c11dc
Original commit hash: 7764df849d80da829897f0ccc754f9dc4c5f270a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f4cdc9bd15a269c4cb05847d7f9553c19adc5609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:35 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Adding changes and moving Gen4 codes into PEG Gen3 DID Condition.

Original commit date: Thu Dec 19 15:16:51 2019 +0530
Change-Id: I53ace722a1551b21d60ea6b30875207c21884a73
Original commit hash: 5ab8324721f4f27839f0af231214c6e0517991a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: 6f7e604205a8de24d91ef1b0df42abe91a20e4aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:29 2020 +0530 
-------------------------------------------------------------------------------- 
Desription:Use structure format MSR definition
-SmmCpuFeaturesLib

Original commit date: Tue Sep 24 14:00:18 2019 +0800
Change-Id: I5192b4a4cec14a73969c585ffbb3add3c39e5d5b
Original commit hash: c3a2dde7a09687d64616173adfa10ddcea7058fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: afc8bcbea57f8cb5edb6ae7bea6ed9dccbdaa419 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:18 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][PM][S&S]:Observed Hang with PC_00CS during CS.

Setting Counter for IO Trap handler instead of running infinitely.

Cherry-pick: 05b3a02bca179d6cc5f040ce291e71227145d276

Hsd-es-id: NA
Original commit date: Fri Dec 20 11:22:44 2019 +0800
Change-Id: Ic209cc8f2544ff0dce658f3102ae176a1d57b4be
Original commit hash: 29c430323f19d754c73c97d378d8dc21874ee31b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 1c159b8ce192f53c26d165bc18e51748dd06faaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseSerialPortParameterLibCmos under ClientCommonPkg

BaseSerialPortParameterLibCmos is not used by platform any more,
remove BaseSerialPortParameterLibCmos under ClientCommonPkg.

Hsd-es-id: 1507656240
Original commit date: Tue Dec 17 16:22:52 2019 +0800
Change-Id: I6c446f236f9a311a2b151664643ea0cc4f9ec3bc
Original commit hash: d23cb6d549cb73f4afc3e8fbf4d7e84e252ccb96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.c
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.inf

================================================================================ 
Commit: a035108d6711304feb3921b1ff5c9bb6fa46a5d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:08 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/UiApp: Remove the support of BBS and the usage of LegayBios protocol

BBS is used to support Legacy BIOS boot option,
but we don't support legacy BIOS anymore, so remove them,
and also remove the dependance of ClientCommonPkg/Csm.

Hsd-es-id: 1507655947
Original commit date: Mon Dec 16 14:57:31 2019 +0800
Change-Id: I6c91cf03a0b32c031cb10adb2067436eb01600a1
Original commit hash: 6721ef8823004ea30f30f322d2170190c17ad4e8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Data.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Variable.c
JasperLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
JasperLakePlatSamplePkg/Features/UiApp/FrontPage.c
JasperLakePlatSamplePkg/Features/UiApp/Strings.uni
JasperLakePlatSamplePkg/Features/UiApp/Ui.h
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf

================================================================================ 
Commit: cd7e4317297939faedd8fcf0c2b6eb5dd53dcdde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:15:04 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Removing CPU_CFL Flag 
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Thu Dec 19 10:39:16 2019 +0530
Change-Id: I6230f0ce10d641a43546211ef3e5030adfe0ce1e
Original commit hash: 109eba4fa1e4c503e503564d89620cc92d190e83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 5a7cc05252430c8f208496da7c38431c4e0ffb97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:14:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1523_00

Hsd-es-id: no sighting
Original commit date: Wed Dec 25 17:33:41 2019 -0800
Change-Id: I4095abdabb350f8b5f75d3f2bc0cbe75b00412b9
Original commit hash: b3363274cba105060c5f28493efbf7c1344767df

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c3ec1b3b95ce149f74b778c644c5f3749b121de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:14:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Dec 25 09:01:21 2019 -0800
Change-Id: Ida6918835b576abb07be41db27816ea6d8657a0f
Original commit hash: 45344f307d2eed267aa8fb4154369be79491c901

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c75844d918c7d25d4e5fe56a141833c18590354c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:13:53 2020 +0530 
-------------------------------------------------------------------------------- 
[ADPS] Support P2SB PCR 20-bit addressing; shift SBREG_BAR to 0xE0000000 for ADL

In ADP_S/ADP_LP onward, the 16MB aperture is extended from 16MB to 256MB, and target address is extened from 16b to 20b as SoC is configuring P2SB param SBREG_BAR_20BITADDRESS=1.
For SNPS PHY support in ADP_S that requires larger than 16b target addressing.
0xFD00_0000 is used for PCH generations that occupies [27:24]=0xD can no loger be used for ADL. Shift to 0xE000_0000;
Trace Hub SW BAR shift from 0xFC80_0000 to 0xFD80_0000 since ADL.

Table 2 1: Addressing Registers via SBREG_BAR
Addr[63:28] REG_BAR
Addr[27:24] TargetRegister[19:16]  // used when SBREG_BAR_20BITADDRESS=1
Addr[23:16] TargetPort[7:0]
Addr[15:0]  TargetRegister[15:0]

Hsd-es-id: 14010017008
Original commit date: Wed Dec 4 16:28:29 2019 +0800
Change-Id: Iaf4d305ad11380ea6f9b5625683588637e792a30
Original commit hash: 137347fbb4c66fe334fadeccea9d54de392ddfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: de1244609ab9c1778e98f482ec9b896e4ba0e366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:13:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1522_00

Hsd-es-id: no sighting
Original commit date: Tue Dec 24 17:33:30 2019 -0800
Change-Id: Ieaafbd348ab2cf9351926ce8f9dbe5b39e9b00e2
Original commit hash: 370fe1a8ac1ea906682f8a754ed12dac9539d00e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3964fcadaf2d52acb4d2832bc8dc198132e97455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:13:27 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL]SUT is not booting to BIOS and OS with Builds.
--Alignment of MemoryConfig is off, fixing alignment issue.

Original commit date: Mon Dec 23 15:53:22 2019 -0800
Change-Id: If40f8f829070d285ebdef183b3321fefa2eb0515
Original commit hash: ecd4c3266345b4b39b4da5a37a723e4849375240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h

================================================================================ 
Commit: 223ecb7f934943ec500e42f00465ded409343066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:13:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 24 08:58:17 2019 -0800
Change-Id: Id36df45041780554fdee46931a68b4b3fbbc35b0
Original commit hash: 20937f79d84cfac9f2688167fec5d111d9b23f87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 71968524a5ec8fa0cdcb4883a0078875fe49b5eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:12:49 2020 +0530 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default

Hsd-es-id: 22010018227
Original commit date: Mon Dec 23 13:28:25 2019 +0800
Change-Id: Iadca92fe311ca90e11b2942bef9c86d3df4aebc6
Original commit hash: da55994b356433d1005ccb097f18f36d059aac31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: 37e3b19486ca6297d5a81934ccd379ba1e9bb146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:12:25 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Use structure format MSR definition

Original commit date: Fri Dec 20 17:09:02 2019 +0800
Change-Id: I301ae812412331a8dd4d8d1a09ab1f79a3b21741
Original commit hash: d91b443b8deddd54f0c361a6c49235e3f7040224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: 218ff3d95b906fce8be501aacc7ca0434331af63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:12:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]Convert BIOS MSR definitions from macros to structure format
-PowerMgmtSmm

Original commit date: Fri Dec 20 09:39:45 2019 +0800
Change-Id: I24234ce5ba41fca42123744bd38a045e8abb030e
Original commit hash: f839953350b2e98966283ba66beccb88abd1fe0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

================================================================================ 
Commit: 10a5b92b20f36a83d855ec351364b90a46d23c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:12:09 2020 +0530 
-------------------------------------------------------------------------------- 
Update PL3 default value to disable

Original commit date: Tue Dec 17 15:59:57 2019 +0800
Change-Id: I0220566dae728b4e718fd34d3ea269870a8cc4a1
Original commit hash: acdbc9f19aa07588f399e972b3532f3be7b54001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f72fdd4f25ccaeac9dd52e13d3ccafad8f0b2999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1521_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 23 17:34:03 2019 -0800
Change-Id: I15475367785c568395859f6e48c99ba4e9ef500a
Original commit hash: 5946c95bc1e115b98d431ae5fb8597487cfcd90c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01dd9ac2a11ff797c88c2f20db54b0b595d72490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:42 2020 +0530 
-------------------------------------------------------------------------------- 
ServerPlatformPkg: write to ROM(SPI) code region is causing invd of line and breaking FAF WA.

Writes to ROM/SPI region would force  an invalidate on cache line. This is because the region is Write Protect on the MTRR so it would invalidate the line on hit and post a write.
This is a problem for server MS2IOSF FAF, because as part of a WA we need the code region present on cache to avoid SPI fetches at the time of enabling.

The most critical path for this for now is report status stack which would introduce this problem for each DEBUG print and generate race conditions.
Original FAF WA documented here https://hsdes.intel.com/appstore/article/#/1406920311

Hsd-es-id: 14010610185
Original commit date: Wed Dec 18 17:34:18 2019 -0600
Change-Id: Ifa47fd72a29b9d6caef2dae754d18adaa019b419
Original commit hash: 34016246418c4417f50d1c8dd20502c246c3a45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c

================================================================================ 
Commit: 62ba4fa7eec3a2a4af1acf289fd6fa5bc0f25797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 23 08:58:51 2019 -0800
Change-Id: Ic07e3c24648b6172dbc675087c8ced52d43fe6bc
Original commit hash: 3e91094fb650796d13bbba2369af53b75dab3ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a746a244b05a03f3f876329e62b70b971af40d17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:36 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix PchPcieGetPhysicalLane for enterprise RP

Commit d8afd88 reverted PchPcieGetPhysicalLane implementation
back to CDF version which doesn't work with EBG initialization
code. This commits restores previous implementation.

Hsd-es-id: 1707090491
Original commit date: Mon Dec 23 14:38:34 2019 +0100
Change-Id: Ie23bfd5c11230df106c941306b7089f5c99fd1fc
Original commit hash: 05176de7fb31a057ec8bf2afdf264d07472eb810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: 877393ce826ccc1e28c6f4a67dd7eaf0a0b6aa22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:21 2020 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSilicon]: Split of PciExpressHelpersLib into Client and Enterprise specific instances

Due to difference in programming of Client, and Server specific IP's,
IP-specific programming is moved to respecively:
- PcieCientRpLib, and
- PcieEnterpriseRpLib,
while common PCIe defined features remain in PcieExpressHelpersLibrary

Hsd-es-id: 1707090491
Original commit date: Wed Dec 18 11:50:31 2019 +0100
Change-Id: I2277512604bc10217df982eeb0613e87ff83529f
Original commit hash: d8afd882d2eb2f389d0990635a46a4ae305f82b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 5dacff0578baf1cc0b97fbca8ed50a8a4b78244f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:11:04 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Removed CPU Flag checking for IPU and CPU NPK
Impact Platforms: RKL, JSL, TGL, ADL

Original commit date: Fri Dec 20 16:02:57 2019 +0800
Change-Id: I907159df84c25a675f25af4d8029a09832a15322
Original commit hash: 08de3db747821abc6259f0eeecbbfa60fe009d2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: c44f571d9ca3219b981c1c472512efc8b6008cf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:10:35 2020 +0530 
-------------------------------------------------------------------------------- 
Client platform AcpiFeatures: Use structure format MSR definition

Hsd-es-id: 1608808260
Original commit date: Fri Dec 20 15:06:13 2019 +0800
Change-Id: Icf85de07ecdbdaf8b3d7d10bf574928c1550ff63
Original commit hash: 2e9d0a214c0b2031ca4c98b669e1641372bc4f23

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h

================================================================================ 
Commit: d1d10b752822e28a111ff59e589b158ac5b64c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:10:29 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]C-State Latency control MSRs are programmed by BIOS.

Original commit date: Wed Dec 18 18:11:07 2019 +0800
Change-Id: I9ddadbbc3eefdc3a6e98da246b1f2f04759616ef
Original commit hash: 8c946fffeb5b645e5e8d5f096d2dd97d9e6cc305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 977291ceb7e7d14fc1d534d6fa748ba4cad6ea5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:09:44 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1517_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 22 17:35:51 2019 -0800
Change-Id: I7da7ae09ee4d051469e7ab97ecf6a01b2f86c97a
Original commit hash: ab94b14b90cb4c975e2f0b65c3c58a45239b66d8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6f6323b1823323639f4463a90f3ad9c1003480e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:09:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 22 08:48:17 2019 -0800
Change-Id: I0071345e6694a8aa3117f055a80ff71692d10af0
Original commit hash: 357085e6cfe44b8a47d40c50d5752ac07d083add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e7ec0f181283db93a40ba18fe166580d1eee4509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:09:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1516_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 21 17:33:37 2019 -0800
Change-Id: I1cfa0591e90d797ae26a795f18a27a82930f7af5
Original commit hash: 1fed82e59c658009f7aba7138b32df01fdfa12b1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6794d72c0e79a23f4ebf56872eba36605ec8f130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:09:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 21 08:58:14 2019 -0800
Change-Id: Ib9924af5c50941c0c7a01c0786bc743aa7a9ae4a
Original commit hash: df00ca60290d12b85a37e6dd1de8acf97a8d1cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: cbeb8487ca48e745779f2350a9dbba483bfb28c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:09:04 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1515_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 20 17:37:22 2019 -0800
Change-Id: I9f17540b6b92911080325e79897e44b661563661
Original commit hash: ad05e10fa7981987f36a1ef87ffa2f44b9a6c209

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4fcaf475f7eda5ccdc1810ce9fb7a5d6ac169435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:56 2020 +0530 
-------------------------------------------------------------------------------- 
Description: ASTRO and FMHC remapping configurations are not required.
Solution: Remap is handled in CMF.
Impacted Platforms: TGL, ADL, SBX

Original commit date: Tue Dec 10 13:19:53 2019 -0800
Change-Id: Iee7e024299b485f0b9a750bb32a19d7754c9f389
Original commit hash: de91c5a0587520f4a7f1116b6add736e553781d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 042f8ec730434e3fbfd03ff7c515ca809e7a5c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 20 09:03:11 2019 -0800
Change-Id: Ib7bc30c73dd901226b35295ebfb295b633db977d
Original commit hash: b9e3485bf2c5b7514334307fcfb49cee4ff31b95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1e34ae18c8f750d87cbad4cd11d24a3fc56350d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]Convert BIOS MSR definitions from macros to structure format
- Fixed for SaInitSmm

Original commit date: Fri Dec 20 16:44:29 2019 +0800
Change-Id: I4cd7a3a02536d8d7532dbad06ab5e2214fa3a920
Original commit hash: bcab51bb30bb5eee372828bfde08401c7457eb91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: a02a33fdc0bc3f797153f316aad11747e388a6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:18 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib"

This reverts commit 977488ee77873537c76777769dd7fa7f8f299368.

Hsd-es-id: n/a
Original commit date: Fri Dec 20 03:21:46 2019 -0800
Change-Id: I22badb3da4e13a5b608e19c5d093fe5809ef3a61
Original commit hash: ebd111ef9e2cdd02074c0b8d2c56918f1640fc39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: e8f244cc7717bb60f82a60bdfcf5641c23b15c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL]Convert BIOS MSR definitions from macros to structure format
- CpuAcpi

Original commit date: Fri Dec 20 14:37:27 2019 +0800
Change-Id: Id9ab5148e80825a14110c6caf9855c9bd07d035e
Original commit hash: 6d57960d4cc7603d5b0d2e9ac56f1f0708baebdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: d590e9f57b314a19b29cd5e0da35592bdf7fb611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:08:01 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Skip equalization for disabled root ports

Original commit date: Thu Dec 19 12:47:35 2019 +0100
Change-Id: Ieb23df433ed8299a910e507726cf99056e71a7e9
Original commit hash: 232127bf46ed892ac12f937fc03917d946bdf479

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: a9059204c2638bf1d3556f7ffbf57150cd426fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Program SATA MSI-X table and PBAO offset

Since PBAO offset and MSI-X Table offset are write once reference
code should set it to 0 to lock the configuration. There is no
functional impact on this change as hardware defaults are typically
good.

Hsd-es-id: 1808393857
Original commit date: Wed Dec 4 13:10:28 2019 +0100
Change-Id: I84c50414bdaf24941560d1458623b55470efd4fb
Original commit hash: dcc5b6d5dfb9e2a95cb34ab52915b034ee1a2a71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 8ea45b21b1fc64ec4d541b88177152087ed3baae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:54 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format.
 - Refactor Setup driver to be aligned with CPU MSR convergence

Original commit date: Thu Dec 19 17:20:11 2019 +0530
Change-Id: Iac5fb795709e3e21e1b9a3086233defad023f10b
Original commit hash: b6866f6ae36ea61e51f3d4f53aad93c550b3f9aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 5895c12bcda3dbcee54840e558a773f4f5470181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:51 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Do not include the Protocol/SmmThunk.h

In ADL, JSP, RKL, TGL PlatSamplePkg,
do not include the Protocol/SmmThunk.h in following files:
  EC/EC.c
  Include/Library/DxeSmmAcpiCustomLib.h

We don't support legacy BIOS any more, so remove the dependence of
ClientCommonPkg/Include/Protocol/SmmThunk.h and ClientCommonPkg/Csm.

Hsd-es-id: 1507645504
Original commit date: Fri Dec 13 11:27:48 2019 +0800
Change-Id: I37aad16c53fb5564ed8be57bc27a9d6a4fab9f19
Original commit hash: ac9fdfadf9d3fc84dfff70f5fbb5410efa977eda

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/EC.c
JasperLakePlatSamplePkg/Include/Library/DxeSmmAcpiCustomLib.h

================================================================================ 
Commit: 62b2095a302257af40f37414007eeef9ee3da8e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib

Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507645504
Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I3b23a8dba31aac747d21b3efead7c87b8548a0b9
Original commit hash: 977488ee77873537c76777769dd7fa7f8f299368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: b1b4686a01cca9c3a2fd27a4e0b3a2dd59cdc2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][JSL][RKL][ADL] System will hang in platform init while plug in 128GB for validations, gate memory full load validations items.

Sync from CML 2528a1f7a83662749a30c19baf0617dc4fc960d8
Add this to avoid system hangs in Mtrrs setting (Out of resource).

Hsd-es-id: 1507643377
Original commit date: Tue Dec 17 14:11:19 2019 +0800
Change-Id: I0045e3428059fcf0da0115489871130fd09f2056
Original commit hash: 6e35f38fa35077a49dcfd6efca3f42ec259df78a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b2ab0026b3ddc6e5b4b21ac7a9f9da307b3f7e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:27 2020 +0530 
-------------------------------------------------------------------------------- 
Update JSL Platform VR Overrrides and PL1/PL2/PL4 values.

Original commit date: Wed Dec 18 16:20:44 2019 +0530
Change-Id: Ifb7fdfe4c5349c4579ce5553e60a3cbe9d375a35
Original commit hash: 3d748bf55a29fcd614bab1202b08934ec77ac9cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1fd761636d5a987ac37bfec0595f0b753faf4dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:22 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]Boot with gfx2 results in BSOD
Impacted Platforms:ADL

Original commit date: Fri Dec 20 08:55:15 2019 +0530
Change-Id: I8ebda875ecc3f960eec0e8661096ad54233df843
Original commit hash: b9e4d6e6f49b23ac4a24b04887ede26e0aa9128f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 2c233ff3419aeea0df886b955f8dbb7042307a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:19 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/HeciTransportCoreLib: Removed ASSERT in case of too small HECI buffer

The aim of this bugeco is to remove ASSERT_EFI_ERROR (Status) from HeciPacketReceive
function in ClientOneSiliconPkg\IpBlock\Me\HeciTransport\HeciTransportCoreLib\HeciTransportCoreLib.c.

Justification: A case in which the HECI buffer is too small isn't sufficient
cause to halt the boot.

Hsd-es-id: 1809413654
Original commit date: Thu Dec 19 16:41:12 2019 +0100
Change-Id: I7305a93b4ed2d969ddd99174e3269b37fb5e4756
Original commit hash: b39524655e0310dc6d25c9f9a730a96d4b075445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 488cdcfcb1f9ca2b78cd5193b732a2e032249b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:11 2020 +0530 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/ChipsetInit/: BIOS shall deliver White Mountain PHY recipe update

Updated the White Mountain PHY recipe binary with image version 106.

Hsd-es-id: 1809103035
Original commit date: Thu Dec 19 13:02:55 2019 +0100
Change-Id: I9a66ba0662bac8103cfc623ff7889367739331b2
Original commit hash: 0c4afe6b9582dcf3524d8ecdfd1ad297e6602168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h

================================================================================ 
Commit: 3f8b931b50783d47453313bda4dd36eb0c8af0e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:07:03 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Convert BIOS MSR definitions from macros to structure format
- PowerMgmtDxe

Original commit date: Fri Dec 13 17:15:02 2019 +0800
Change-Id: Ic3d4b16ee9457e9ad208826d269c8b5e4e8394fa
Original commit hash: 04914b2faf8e344a991444ae24c3e5939f26beb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: e281ccb1b981772d3835185f54f4f449ebaf993b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:06:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1514_01

Hsd-es-id: no sighting
Original commit date: Thu Dec 19 17:37:00 2019 -0800
Change-Id: I229f5ca9378148d55d760899fc77e407eed8aac6
Original commit hash: 1e2ca2997c58f0262e6616d1e78e8f87a6dc49d8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d288adf287dd46ea8582826bcd8dcd76c4f09af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:06:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 19 09:01:23 2019 -0800
Change-Id: I923ffcced8dcb1b6710659f7be622ef87309839e
Original commit hash: 7d390e5aa33d8a7cec6bac715bb46596242deaa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b1b29d2aa2b330ce73636a19ee218eab43c8eb73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:06:08 2020 +0530 
-------------------------------------------------------------------------------- 
(Part2) FSP GCC binary size too big.

FSP total size was not updated in previous commit.
Fixed it in this commit.

Hsd-es-id: 1507663516
Original commit date: Thu Dec 19 15:20:12 2019 +0800
Change-Id: I28089898f76556e9ea26c20c27644101018c2f5c
Original commit hash: 3b5e5c0809aebf29746530eb36c9024caf9c5854

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.fdf

================================================================================ 
Commit: 20f204f172c123b0e329ef0d59a6229311abca97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:58 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Dekel FW Version Repeats twice in  BIOS menu.
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Wed Dec 18 23:45:21 2019 +0530
Change-Id: I479458d8a6470f011a2400ad561ddc0a854910c2
Original commit hash: 5b7cf7f6a40f96f0b6e207d5c0453a87529770a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 672edf4d9e5adb692b73295e4863608957192947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:46 2020 +0530 
-------------------------------------------------------------------------------- 
Changing the DOS EOL
Problem: while Configuring the setup option to select ALS device as disable by default for Rev2 EOL misaligned
Solution : EOL aligned as per DOS

Hsd-es-Id: 1609840117
Original commit date: Wed Dec 18 20:42:27 2019 +0530
Change-Id: I52d2df43ebc582a4fdf2f09a630c1539ba6c5c51
Original commit hash: b87c17e747ed93d2b4ad1f190bacd4f20d4fbf8e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: 6ca4b6dde8c591d7266bd23f31f05720b401a240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1514_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 19 00:23:06 2019 -0800
Change-Id: If4a10bcbac1f3355f28e92e7c4f1f6915a8a59c5
Original commit hash: 96f7917c1193edc3526f0544c6be8ad17f5b46fb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4b18c18465dee94d43fadcc3ad069e2f5e06a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-A3][Corporate][consumer]After Disabling ME Platforms takes a lot of time to boot to OS.

Issue: ME device still exist when ME set disable in setup.
Resolution: Add PmcDisableMeDevices support back to TGL PCH. The A9 command is supported on PMC now.
            But simulation environment is still excluded.
Impacted: All C1S platforms.

Hsd-es-id: 1307010154
Original commit date: Sun Dec 15 18:24:09 2019 +0800
Change-Id: Ie05765213bc36f87c3b0f818cb3e81b6f28ac3bd
Original commit hash: ce39d78df1801b066c9d9349d2a16030c4f017e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 31d9156429913d27c1572164dd355ccda5c600cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:19 2020 +0530 
-------------------------------------------------------------------------------- 
FSP GCC binary size too big.

FSP-S free space was too large that can be shrinked.
This can fix FSP Wrapper build failure when using
FSP GCC built binary.

Hsd-es-id: 1507663516
Original commit date: Wed Dec 18 16:12:04 2019 +0800
Change-Id: I653f7333b8260833822824081e97f1baab872104
Original commit hash: 175f625f76971104dd1cafa08a2117427ab48b55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.fdf

================================================================================ 
Commit: 34f73c6c9b1477e8975c4da6b78bda00ab54decc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:05:09 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib: Remove them

In ADL, JSP, RKL, TGL PlatSamplePkg, remove the following files:
  Library/DxeSmmInternalGraphicDeviceLib/*
  Include/Library/DxeSmmInternalGraphicDeviceLib.h
And also modify the dsc and inf files include them.

We don't support legacy BIOS any more, so remove them,
and also remove the dependence of ClientCommonPkg/Csm,

Hsd-es-id: 1507655611
Original commit date: Fri Dec 13 11:21:59 2019 +0800
Change-Id: Ied7dbb377b484b050c7866caa4316fe16b65a4b8
Original commit hash: 38c88aa12fcf45e5f32b1ba676060c178b93f628

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
JasperLakePlatSamplePkg/Include/Library/DxeSmmInternalGraphicDeviceLib.h
JasperLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.c
JasperLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.inf
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b8639604172ea4475f2f9da39fdc57c0ba40fab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:04:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix number of super speed ports reported for ADP-S

For ADP-S SSPA used to enter the PCH-N code branch which
returned 9 super speed ports. Since we removed the PCH_ICL
flag the function is not returning any value which is causing
the BSODs during Windows boot. Function have been fixed to return
17 super speed ports on ADP-S and default return value of 0 has
been added to prevent similar problems in the future.

Hsd-es-id: 1609782227
Original commit date: Wed Dec 18 16:27:47 2019 +0100
Change-Id: I4ef54dc5c3b295b30323c4e201d1589f7f004f88
Original commit hash: 52cfb4ca5f2c0a8d0938cbebb115e40a6fbba898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: eb15273197d97f6c7c0ad134511d6b1f1057a57b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:04:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Dec 18 09:01:21 2019 -0800
Change-Id: I4a017c22dbfbfae05ea552464e040f03bf7e13ea
Original commit hash: a92c3e0ff5b3e82c6a028cb8994b4f2901eba160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9ebfe2fd115425800c22f69211f05a7165ba747f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:04:15 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up

Original commit date: Wed Dec 18 08:43:56 2019 -0800
Change-Id: I7320165d11b9af56da7b68f997e51071dc48ddb1
Original commit hash: 8474b891c16d5e6b6a17f4269511b9e2cd46462c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 8fa756fbdf74db38def2de4e7c2e0c18e3c489e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:04:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiItssLib: Minor bug fixes for Device Interrupt Tables

- removed PCD check for D30F0 in PCH-LP
- added D30F5 (TSN controller #2) in PCH-H
- fixed typos and added minor comments

Hsd-es-id: 14010511764
Original commit date: Mon Dec 2 14:35:44 2019 -0800
Change-Id: I43d82f9125a5300a78a2b99d4a2893a3d3a9d7fe
Original commit hash: 40b4ec9e5cd0d86a0bc37806772865f6e30bbc08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: 11f60a6e37be7a320ce6834401bc82d27c276130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:55 2020 +0530 
-------------------------------------------------------------------------------- 
Configuring the setup option to select ALS device as disable by default for Rev2

For rev1,ALS cplm sensor by default.
For rev2,ALS sensor is disabled by default.

Hsd-es-Id: 1609840117

Original commit date: Wed Dec 18 17:33:35 2019 +0530
Change-Id: Ia3aabb956c1699c50ad75164bafcf9ab5415bc2b
Original commit hash: 5e0936d10cb3449027e81fe7da32e2e5721f3084

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: 58e6b69646582f6b6945be3ee26e9ea444450edb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:50 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1513_00

Hsd-es-id: no sighting
Original commit date: Wed Dec 18 03:34:27 2019 -0800
Change-Id: Id98884f5cb63b575b07833408110bda32731b222
Original commit hash: 89c91987a508335aac63e4e87aeacbcb6db69c06

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 43a96ce3907dfdb3248f870aa6f5e672b6cadd1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:47 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Enable/disable Control logic as per POR

Original commit date: Wed Dec 18 14:10:59 2019 +0530
Change-Id: Iefb4f875b9d6bbebb34223bea091550c036fe5b9
Original commit hash: b6cdbf4cb27b89e8ce5e63da46a973ec7a01dca8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7c68a98f8462e335f045055be94da5ecbad27541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:41 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

Problem: Multiple Issues reported by KW tool
Solution: Resolved the issues reported by KW tool from Platsamplepkg & BoardPkg.

Unit Test Done:
Debug Bios: Boot check

Hsd-es-Id: 1609902468
Original commit date: Wed Dec 18 12:31:09 2019 +0530
Change-Id: I89f5c60f893092073bbdf5f6e4b12a04070058f9
Original commit hash: 8ede41d0be5ef5d5cce3dba5b5f81d65d84f51d7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: e0b03dc205bf2c0fac7e100a540437b0a14f082a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:38 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: YB in windows device manger for I2C4 based ASL device on JSL+ platforms
Solution: Exposing ALS device which is on I2C4B based on Camera enablement.

Original commit date: Tue Dec 17 13:02:43 2019 +0530
Change-Id: Ife2301e28edba3f59a9e4110e774dc373e52cc6d
Original commit hash: e787ea2e94bf4efff08e4b6d0c68125d4688fd54

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: df8d66b6afbc1a3edca6d4d156a7625bd521d8e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:35 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/.gitignore: [JSL] Fix untrack files repo problem

[JSL] Fix untrack files repo problem.

Hsd-es-id: N/A
Original commit date: Wed Dec 18 10:52:34 2019 +0800
Change-Id: I603ed1a99c04c0729b6350eff665cb95d3c16585
Original commit hash: 96a17e33c78c7db498657264355a294927812c12

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/cln.bat
JasperLakePlatSamplePkg/.gitignore

================================================================================ 
Commit: 09f812619c8d58295f6c9a226d850a8fb6ef88a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:32 2020 +0530 
-------------------------------------------------------------------------------- 
Description: BIOS compatibility Per Core Hyperthreading Support
Solution: Add Per_Core_Hyperthreading_Support to C1S and each platform
Impacted Platform: Rkl

Original commit date: Thu Dec 12 16:49:57 2019 +0800
Change-Id: Iad1e8c8466bafc3f0b2380e38b2ca33383f24031
Original commit hash: ab5b3696854c7ec3d6336a019da1ee5e07c4cba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 1749a80ec9f5e103eceff7451b15fb6c5ff20a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:27 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Updated GOP Version: 18.0.1018.

Original commit date: Tue Dec 17 17:58:28 2019 +0530
Change-Id: I266f873f3d4f8a96ef500aa161350064eaab6de6
Original commit hash: c6f1414d59abc4726b3c93669047aaf33078563e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi

================================================================================ 
Commit: 25a8b30510971af9e0cbee2e411a524a97ea93e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:18 2020 +0530 
-------------------------------------------------------------------------------- 
[JSLP] Bios traces is missing for release build.

Enable PcdStatusCodeUseTraceHub, set Master/Channel Pcd.

Hsd-es-id: 16010017622
Original commit date: Tue Dec 17 20:58:29 2019 +0800
Change-Id: I450bc8808cb5cf1364deceb792fa2514a9c3dc19
Original commit hash: 472a93ffd24b9ce6a3f96e89564bc4cfd17bc0e7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 7d26d644eecf2cb7bf203705628680a53614c3b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:03:11 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
- Refactor EC driver to be aligned with CPU MSR convergence

Original commit date: Tue Dec 17 19:35:37 2019 +0800
Change-Id: I10e04df45c6b00ac2eabcec04abb34a81aa30b58
Original commit hash: 93ea7e13f1f5a91831f58072df666716147c08f1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 429ed703d699b2659eb89303537aff4bed952db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:02:52 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Integrate Megablock 2.0

Hsd-es-id: NA
Original commit date: Mon Dec 16 14:54:19 2019 +0800
Change-Id: I6e05fa0bda4793fc885e00f85dea5d2974acc420
Original commit hash: 0b5c4eb451360c005ab28aee98c19f9d0cf37d98

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/ValidationFv.fdf

================================================================================ 
Commit: 3f387d7e04302b30a1ab7f53e44a5c94c7a1acd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:02:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][FSP] Fix dispatch mode boot failure with older PEI

The Post-Memory silicon reference code produces a HOB that PchInitFspTgl.efi
needs in its entry-point. However, PchInitFspTgl.efi does not implement a
DEPEX (or other mechanism) that requires the Post-Memory silicon reference
code to run before it executes, which is a violation of the PI specification.
The older version of PEI core happens to have a slightly different dispatch
algorithm that executes drivers in a slightly different order than the newest
one, which exposes this issue.

To fix this issue, callbacks have been added that are triggered when the
EndOfSiInitPpi is installed, which guarantees that the required HOBs will
exist by the time the callbacks are run.

Original commit date: Mon Dec 16 14:19:02 2019 -0800
Change-Id: I3d2c933e12b350b2f5b026f84cadb7031990c18d
Original commit hash: 83a4aba56113a4aa6ec80dc871efa2ae9f8d1b15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: 53ac55a35a0235872843aab6a7184117d3d684b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:02:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH SKU does not support RST feature in NVMe Boot

Add PCH_S SKUs in PchGetSupportedRstMode function

Hsd-es-id: 1609504791
Original commit date: Mon Dec 16 11:52:36 2019 -0800
Change-Id: I3d337381e5db6bc531ccd3bbf620c56baf82b61b
Original commit hash: 8ff257c568307d8f52d5402db776a85e4c07e432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: c3566ddee3e6237030155939c062732df39475d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:02:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add CPU features/configblock into RKL.

Original commit date: Tue Dec 17 17:12:18 2019 +0530
Change-Id: Ic9acb67b9892994a677d307f7ad422b832f73976
Original commit hash: a6ec206a56af31c49ebeaaf96300f5c4dac0645c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: dbc7811e21bc9f3e2d066fb0075cde403bbbbc08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:02:08 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL][MRC] add support for RKL Board IDs, LP board swizzling and SPD table.

Changes:
- support New RKL Board IDs in both BIOS and MiniBios.
- update SPD for RKL boards include PPV board.
- LP4 byte swizzling support

Original commit date: Mon Dec 16 21:39:18 2019 +0200
Change-Id: I8b6ee7a638d8fc2065affdd016980dbe72fd4b6a
Original commit hash: 2f47f3a5ec7755355cdff55e7ce27cd424bae10f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: ed40010b1d4569613c8b1cc9164b79f5cd01cd6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 17 09:04:11 2019 -0800
Change-Id: I85fce86ca577db89825be9be57dd5980402b9207
Original commit hash: cdea55090c82598393cbac6937e4b5219011cd71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c99eef7ac60347cf7cc66c196bb0c29f4ccafe4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:51 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up

Original commit date: Tue Dec 17 08:41:42 2019 -0800
Change-Id: I517e611de130b8d026c5bf308ee146a84aebf6d5
Original commit hash: 6bc469826ec24e048b93fb23afd49891cacc6085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h

================================================================================ 
Commit: 811f51b20e400af3bdf5c4285b4a81098507327e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:36 2020 +0530 
-------------------------------------------------------------------------------- 
Description: [RKL] PCIe Gen3 support.
Solution: Adding Missed Policy Updates and Setup Variable.
Creating New Setup Form for Pcie Gen3 Related Setup Options.
Impacted Platform: RKL

Original commit date: Tue Dec 10 20:00:15 2019 +0530
Change-Id: Ib6cd2d7ebb5703687f607bb699bde9fdd690ad64
Original commit hash: 782ad6cd5b9a7030ce9537abd0855f50882131aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c

================================================================================ 
Commit: 73cd9596f55607e624c42c6b47d5b903a97c0d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:31 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add option to configure Global Reset Mask/Trigger

Adding fields in PmConfig for Global Reset Trigger/Events prevention
mask and respective programming functionality.
Access to those registers needs to be done through PMC IPC command.

Hsd-es-id: 1809261663

Original commit date: Wed Dec 4 17:24:57 2019 +0100
Change-Id: Ie906ba38b560920629edb11f36f7c6b83f591e27
Original commit hash: b35f45d6b3ce7f65febb3dceead2746918345d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 67f5d02bd8877274a566696420d2c2764469362e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:24 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/ Setup: Disabling Low power S0 Idle for Performance Build.

Disabling the Low power S0 Idle for Performance boot, as performance logs to be taken for S3.

Hsd-es-id: 1608218329
Original commit date: Tue Dec 17 10:58:29 2019 +0530
Change-Id: I8247382bc919ae6b9390bb4e119c8cd4ecc2f10b
Original commit hash: 8a61188c74f0ccde568fc079c234371b772df60b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 215cb7090bc6d0ba3c65dd5ef172d2b0454450f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:22 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

Problem: Multiple Issues reported by KW tool
Solution: Resolved the issues reported by KW tool from Platsamplepkg & BoardPkg.

Unit Test Done:
Debug Bios: Boot check

Hsd-es-Id: 1609902468
Original commit date: Tue Dec 17 12:59:28 2019 +0530
Change-Id: Id4ef5ef151deeb6c690995d73f8fcfc01bf09614
Original commit hash: a16177666f7373bc8336a3d04b56728b3f797bf7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 6678ef121821d33dd2e221339f1117e6a167e95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:19 2020 +0530 
-------------------------------------------------------------------------------- 
Add CML BIOS Compatibility support for Gfx.

Original commit date: Tue Dec 17 13:22:47 2019 +0530
Change-Id: Ic952581a2a1f070655e0b40053be8134c09c8602
Original commit hash: bb4c1a0366071ea0c470978734f9436b457183f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: e502ac1e68563ee83b0b2977272f3d915bd6f3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:12 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg:Table type and length is mismatching with SMBIOS table type 43

Description:
SMBIOS Type 43 Tpm Device info is not showing up in shell.

Solution:
Added SmbiosTpmDeviceInfo.inf driver to BoardPkg DSC and FDF file as it was not included in BoardPkg.

Unit Test:
 SMBIOS type 43 TPM device info is showing up correctly and verified it on shell, after this changes.

Hsd-es-Id: 1609841028

Original commit date: Tue Dec 17 12:40:12 2019 +0530
Change-Id: I646bca2afa3dd6f5e802d3852077d1407a7b5482
Original commit hash: cbc3ed852b8e0ee9066acffb8960454fb4da1546

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9422dc5457a00fc2e5c34571de757429ba131d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:08 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Change I2C Bus number to 0 for I2S based codec

"PcdHdaI2sCodecI2cBusNumber" was assigned to 3. Modified it
to I2C Bus number 0 as per RVP mapping sheet.

Hsd-es-id: 16010055738
Original commit date: Mon Dec 16 14:04:53 2019 +0530
Change-Id: Ia79956f8692acac265666f6aa6645eba1c7f5b58
Original commit hash: 1e23576a428376dec69768feda6a7fcbb4404f3c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: d5d8435951a3628babbf86ba123191f27b1e901b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:01:06 2020 +0530 
-------------------------------------------------------------------------------- 
PCIEx4's L1PGLTREN needs to be programmed to 1 in the case of PKGC demotion from C9/C10 to C3
Impacted Platforms: TGL

Original commit date: Fri Dec 13 16:13:57 2019 +0530
Change-Id: I58b4d5df244d84ed473d6f2c696a02d206d6b3c7
Original commit hash: f7dd765b8e73bbb88e537581b5ad0e70beaa0111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 288050ade7bbe04457a75f6e74a37eadc6c7cc27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:00:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1511_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 16 21:26:04 2019 -0800
Change-Id: Ia2861a39a7d1afcb3601675c74b3563354bd653d
Original commit hash: 37b513db32ed646a7b80b21bdbdd4cbcd1958793

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 24ab859a161ac4776e806a3fa4fd81a513b49547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:00:41 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Update config block GUID for OcPreMemConfig

Original commit date: Mon Dec 16 15:28:21 2019 -0800
Change-Id: I68066326d66f217d73a75ad268880dbcaa445ae0
Original commit hash: 1eeda833f24e363e4e62c41f5a304060fa43482a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 52d36ca610728031e8b3c9ac4ef6d17fa95e45c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 17:00:13 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code sync up.

Original commit date: Tue Dec 10 08:39:51 2019 -0800
Change-Id: Ida8fb11e8728c084aeafa33b999fcecd8190e390
Original commit hash: f9ed9e93a3e037b480ee13f45e2a54f893e99783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Private/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibCnl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpioCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsfCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsRcrb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PttPtpRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2017_Win7.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/ReleaseNotes.txt
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a32ece483c5a77943b9f36a52608ce96e14b6546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:59:15 2020 +0530 
-------------------------------------------------------------------------------- 
Description: SUT was not booting getting CPU exeption.
Impacted Platforms:ADL, TGL, RKL, JSL

Original commit date: Mon Dec 16 11:52:41 2019 +0530
Change-Id: I1e33bcb8b492eef186d02acd876cdb7b4dd41625
Original commit hash: 1d9605d5fd25c1ae25d0e244e7effbd6a1414b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: cafee8ae5e7b1d1c66d0857504a2603bc8600cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:59:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 16 08:59:41 2019 -0800
Change-Id: I202efa5aa24b9692a79b572e269c59ece2ce27a6
Original commit hash: be4feffe831fa2dea6413001794a19b4944164ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2e6fff5106ff29e8e694d80aaf2c93dc9dc79f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:58:51 2020 +0530 
-------------------------------------------------------------------------------- 
1809367766: [ME] HeciReset operation fails

When problems on HECI interface occurs UEFI FW tries to reset HECI interface.
It fails due to timeout.
Timeout is result, that whole time has been used for receive operation and time for reset has not been left.

Solution:
1. Introduce separate time pool for reset
2. Used time affects general transmission timeout if any time is available.

Hsd-es-id: 1809367766
Original commit date: Fri Dec 13 16:41:30 2019 +0100
Change-Id: Ieb41c2f720eabe3f77a83ab29e2d909caddbe61c
Original commit hash: d3a7739dc9bccd8d65d62c682961afd4bdede5e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: f61b758ab35b9af690379f199f5fe476da156a2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:58:42 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added MultiVC support DMI features for SIP16 controller
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Fri Dec 13 11:33:34 2019 +0530
Change-Id: I68a62704ee922e77b327e308c164640ddd289932
Original commit hash: 44de27e7cb974a61f9801a5795f485b5e44b894e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 4c8f7527d86e512eb640c52abf2aca49399f4018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:58:34 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Moving Binaries folder from PlatSampkePkg to BoardPkg

Moving Binaries folder from PlatSampkePkg to BoardPkg.

Hsd-es-id: 1507303763
Original commit date: Mon Dec 16 10:33:29 2019 +0800
Change-Id: Ibba348bfe9efd12f9c039efa76b9bcef829de336
Original commit hash: 79106ecb14d8cfa9aff14cf10893377165acf883

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfig.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfigBin.inf
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPei.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPeiBin.inf
JasperLakeBoardPkg/Binaries/Hda/NhltIcl.bin
JasperLakeBoardPkg/Binaries/Microcode/m0190660_E8001000.pdb
JasperLakeBoardPkg/Binaries/Microcode/m190660_E0001003.pdb
JasperLakeBoardPkg/Binaries/NiftyRock/Ppam.bin
JasperLakeBoardPkg/Binaries/NiftyRock/PpamManifest.bin
JasperLakeBoardPkg/Binaries/NiftyRock/SmmEntryPoint.bin
JasperLakeBoardPkg/Binaries/ObbDigest/DummySha256Digest.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Gop.inf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.btf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/Include/Fdf/TsnMacAddressInclude.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 87ca38038d2227185b62870855c773ffcf0305c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:58:30 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code clean up for *.uni file

Original commit date: Fri Dec 13 14:44:05 2019 +0800
Change-Id: Iac49985b390e6b566f36d5f0dbe5762e9cc5a6c5
Original commit hash: c10ed76fff3b6f131e54cd6ec6159b65f1c94467

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ca59281a7b1c292c9da4a3eb872ea68d697a2a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:58:27 2020 +0530 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Remove TraceHub relative code under ClientSiliconPkg

Clean up all TraceHub relative code under ClientSiliconPkg.
Change PlatformStatusCodeHandler to consumes the TraceHubDebugLib
under ClientOneSiliconPkg.

Hsd-es-id: 1507645515
Original commit date: Wed Dec 11 11:19:43 2019 +0800
Change-Id: Ib6fdbc1f7c637efbdf29cbfa8dd7932a95e0bb50
Original commit hash: b6ccda22a6a127f0bcb1ec519e19e13e4faa3237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientSiliconPkg/Include/Library/TraceHubHookLib.h
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf

================================================================================ 
Commit: cb12d3b80d16a64ccaa6e483d95c72820fe57313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:50 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1507_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 17:34:44 2019 -0800
Change-Id: Id3542f42dfa45d18c9e4cd8513457ec52f2a3e1f
Original commit hash: 093b3c943167983435cba3a575c413c3b47338b1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f53f2f586ec4081dc46f9cd545a263f51d505421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 09:02:51 2019 -0800
Change-Id: I2ef005e1398b823b1f8f3d99574ba8943e7960ab
Original commit hash: 43ce3725c700d4f98c5579bcd29ba222b03c0feb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b211d14df3ef5b5b278998233af8bee655c22890 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:27 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 08:48:27 2019 -0800
Change-Id: I3920cc1fd71d3121a8a763131d889ef50059cef9
Original commit hash: f827a08fa72252d0e48b677996e682c335f240b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a4b87c6f09e59c648084b3db9b13f4ff63cd3e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1506_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 14 17:33:20 2019 -0800
Change-Id: Ieddc7a9d57b1005153e623fb28b05a79473d7ab4
Original commit hash: 5cde8adc76425dfa6d46655ae76864d0d28cfb30

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c8449248c8c3695402137848dc640fec30a2353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 14 09:09:00 2019 -0800
Change-Id: Ibbcfaa3564eec0fb76691618c901351a5e347872
Original commit hash: 98b9a9265a67a907fd9d9b23169264796a3dff8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 8f084d362385e3fc5dc90dfb2bad966c4c48c560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:57:02 2020 +0530 
-------------------------------------------------------------------------------- 
JSLP_BIOS [Rev1][Regression ] :Ambient light sensor yellow bang is observed in device manger

Mipi camera Control logic GPIO is conflicting with ALS device GPIO.
Temporarily Disabling the camera Control logic

Original commit date: Sat Dec 14 18:01:21 2019 +0530
Change-Id: I834598ce96119ba676b2b45a226628da4923f46c
Original commit hash: f4dc24e04d34fd021d96a742d03328331d907b6c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c16e77104c83e2e022b81d72207c6c8945ae1519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:56:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Dec 14 01:53:47 2019 -0800
Change-Id: I85b170ab132e19b086e79e359562ee1a8adf509c
Original commit hash: 67e088c5eba63f15e4f54f9147324795cbc3bcf2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 74c5839f5521286601b77425bf98c5ffb89e8a2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:50 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1505_01

Hsd-es-id: no sighting
Original commit date: Fri Dec 13 17:33:23 2019 -0800
Change-Id: I4871d42d1193f3ebbd4abac4f45843a4c7a47617
Original commit hash: 3c6b964c71669f2134e72ad1881e8ce5563d545b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 297c1d0882c52792b531a60027b5e9a25470bed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:40 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiGraphicsInitLib: Fix build error in GraphicsInitLib and PmcPrivateLib for X-compatibiity support

This commit fixes the build error due to missing
gGraphicsPeiConfigGuid and SaInitLib for building PeiGraphicsInitLib,
gPmConfigGuid and gFivrConfigGuid for building PmcPrivateLib.

Hsd-es-id: NA
Original commit date: Wed Dec 11 14:35:34 2019 -0800
Change-Id: I21c5323cb67aaa89ff355a2aa1083563636d8caf
Original commit hash: cf20d892b5da42e142f94d05936e97b0ab028983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: a5e1b4b0b33424af2ea294af194a577b75bba9d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 13 09:00:20 2019 -0800
Change-Id: Ib56805c91b9ab8c8b2cbb9f7dfcbedf9e80641b8
Original commit hash: 756bef2e382c68aa5a75a70dfd8ade6f77b88b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a78f55526ace518639c171afea2fb712ec499dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:23 2020 +0530 
-------------------------------------------------------------------------------- 
Dekel request for FW download when one of lane goes into PS0

Moving PciExpressInit and PegVga Initialization to PostMem Initialization

Hsd-es-id: 2209705394
Impacted Platforms: TGL
Original commit date: Tue Nov 26 10:11:28 2019 +0530
Change-Id: Ie19d32f59fba9e5ba6a19b80f416dc81fe0c8246
Original commit hash: 634acc851fb44256fed4df64922783d102b52e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h

================================================================================ 
Commit: 56b43e8d8e3b53fb9419515fc91769525e0d5e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1505_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 13 08:15:33 2019 -0800
Change-Id: Id74aeaf52670ba79197bcd7c15591cd63ebbf9b4
Original commit hash: 2f011911fccf504d0c52ae31ceba0e1b495028a2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 088faa00a737bc87cf8e5f80001a7b0f1f6efc7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:15 2020 +0530 
-------------------------------------------------------------------------------- 
Fix "External - EDK II Xcode" build fail

Hsd-es-id: 14010192849

Original commit date: Fri Dec 13 20:44:02 2019 +0800
Change-Id: I271a6442015c2305d58702b7d4c1f5c8372d41db
Original commit hash: ba6cef5bfde071987151dfd1ad1abc6d48dd8f70

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: e1180008f9bff3cfad4372df01336ef13b3f1c24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:55:06 2020 +0530 
-------------------------------------------------------------------------------- 
Platform does not boot after enabling hot-plugs for SATA

Changing hot-plug to use single GPIO for each SATA controller

Hsd-es-id: 1809202947
Original commit date: Fri Nov 29 15:41:39 2019 +0100
Change-Id: Ife86e46bb74a25fce4db71aa0c6718c897c23003
Original commit hash: 5a2c3cac0d65dedc873bc060b1624f7871f5e56f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c

================================================================================ 
Commit: a5f99114f704c696c0258415d9b58d41a863cdab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:58 2020 +0530 
-------------------------------------------------------------------------------- 
ALS DEVICE is showing YB in device mangager

SANvs variable ALSenable which is used for ALS on ISH header is used wrongly for I2c device header.
Created a new entry to handle ALS device based on i2c interfaces

Hsd-es-id: 1609840117
Original commit date: Fri Dec 13 17:15:57 2019 +0530
Change-Id: I2815192ec53de69188f68a691872d99ebca19f38
Original commit hash: 3bf3e50178663286135f473a0c52d162387edd78

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cAls.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Vcnl4200.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 7ab25ad58d5a560e78ef83ed2ddba617fc68961b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Some PCIe settings are not being set in LoadCpuPcieRpConfigDefault
Impacted Platforms: TGL

Original commit date: Thu Dec 12 12:16:10 2019 +0530
Change-Id: I52f0f44d282b32120aa8637ceb58cd03aeca630f
Original commit hash: 862d0add19ee1ad30b26799ed5e7a9545e059b96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 1958297183b4bd68ae9278e3165925dd183538bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:43 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add IO standby settings for MIPI_PANEL_RESET function

When we added MIPI_PANEL_RESET function support we forgot
to add IO standby settigns for it which caused the TGL BIOS
to assert if MIPI panel have been enabled.

Hsd-es-id: 1608216377
Original commit date: Tue Dec 10 11:37:58 2019 +0100
Change-Id: I2c5f3f5d36c3f639d6fd97eb45a6456210f3eeee
Original commit hash: 3e5338db9311638e2cdc1e785dd1654af8735862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 83040ace9e544f69372ee6a39c05b2bbe788aebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:31 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures"
This reverts commit f451d4f4886b90094fc92397d53789f4b9381ef2.
Impacted Platforms:TGL

Original commit date: Thu Dec 12 15:50:43 2019 +0530
Change-Id: I02d49861e2b5229b6288613a652f8897e914cde3
Original commit hash: a083150012731dbd385033e4a6fc286874db6fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 6570bdf5c91309904e49c6c7e3273c01dbe1c454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:24 2020 +0530 
-------------------------------------------------------------------------------- 
Improve build scripts for checking absence of internal template file and adapt

Added checks for template file in script such that it will be generated only when required.
External package will include it by default for given product choice.
Deter from removing SiPkg.dec if already exists

Hsd-es-id: 14010192849
Original commit date: Fri Dec 6 17:20:08 2019 -0800
Change-Id: I4f5a252a6cd8d8689af10d1d9097844aabd928e9
Original commit hash: e4d8066bc522294c2c65025bf0059583eea37fcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconBuild.bat
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/cln.bat
JasperLakeBoardPkg/prebuild.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh
JasperLakePlatSamplePkg/cln.bat

================================================================================ 
Commit: 198aaa5d2d0459a67dfa690cef2100f96059ebe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:21 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] FastBoot is not enabled by default in performance build

1.Replacing PERFORMANCE_ENABLE_FLAG with PcdPerformanceEnable in vfr code.
2.Using appropriate API to get PcdPerformanceEnable in c code.
3.Getting the PcdMaxPeiPerformanceLogEntries in JasperLakeFspPkg.dsc
  aligned with the one in BoardPkgPcd.dsc.

Hsd-es-id: 1507650305
Original commit date: Thu Dec 12 15:19:22 2019 +0800
Change-Id: Ibb632edfa64b0dcbe97876c408c6a4b12335b43e
Original commit hash: 07e5e37c984e5317186b92192eaecae451095caa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
JasperLakePlatSamplePkg/Setup/Boot.vfr

================================================================================ 
Commit: fa2642d01a3c828e9e4544e86a5e8ee7dad629ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:54:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1504_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 12 17:35:56 2019 -0800
Change-Id: I967c1ed35fd7525c3429262862b6f1136b9e2037
Original commit hash: 90992c99833796329b62028f8c7935a19d1fa385

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b626c5d8d8e6a3ef99d77744777a0ee44d24c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:53:59 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Megablock Configuration through ValidationMegablock.efi instead of ValidationMegablock.c

Hsd-es-id: NA
Original commit date: Thu Dec 12 16:46:44 2019 +0800
Change-Id: I6a349b8f9e90ce5a8aa7b72352ad2e516a5f1b20
Original commit hash: c0513d829450a8c175bdd596374c4777c85f63be

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ccddb74474c791c792047db55a0fffa4552ee22f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:53:35 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiPmcPrivateLib: Disabling the setting of a bit in a PMC register.

Bit 26 of R_PMC_PWRM_EN_PA_SA2 does not need to be set based on GbeTsnDis.

Hsd-es-id: 14010554124
Original commit date: Tue Dec 10 10:37:55 2019 -0800
Change-Id: Ie8a59f488e849a0e14cb73d590b765e78b8ab8d3
Original commit hash: 76a51ea2fdc73667847c33963960b71d36f48804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 92b9978d542651fa3f7c6071e1b67a4eb4d8af82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:53:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 12 08:58:21 2019 -0800
Change-Id: Idb83c9858d888c4502ab737d4f09b69db34bf2ad
Original commit hash: e8468432b1e9eaf90a01fd53621762732a126c61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1c42aedc533b3aa0e32be4abed0beb37e5e91b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:53:02 2020 +0530 
-------------------------------------------------------------------------------- 
1809281352: BIOS changes to support Ignition FW

Introduce ignition detection API

Hsd-es-id: 1809281352
Original commit date: Fri Dec 6 14:20:42 2019 +0100
Change-Id: Ie0b3d6eabc48b008f92410252c5ff13fc4226aa9
Original commit hash: fa01011edddf47b682b5359e52243b250dd11342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h

================================================================================ 
Commit: fa43b0bd2921a6e7b911af6332d1ca155c2a4cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:52:19 2020 +0530 
-------------------------------------------------------------------------------- 
Publish ReadyToBoot event and trigger action to configure Power Management as final step before OS
Impacted Platforms: TGL

Original commit date: Thu Dec 5 11:05:29 2019 +0530
Change-Id: I8f3aee3d4ea0f3db519a9a2a9aa73a8df1163a21
Original commit hash: fb31cfa615817a962aac814e69594f034e8fb957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 34fc095fa11eace3ed5c43b2759112446db2c855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:51:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 1503_00

Hsd-es-id: no sighting
Original commit date: Wed Dec 11 17:48:21 2019 -0800
Change-Id: I4961cdea04d66c0f0a850dcf2103f66577698aaf
Original commit hash: 96fd7608c65a2531501a7799314b5ec39c80464c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f376a990d583e764b0af174974454db30a44762e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:51:40 2020 +0530 
-------------------------------------------------------------------------------- 
prebuild scripts: Eliminate the effect of timestamp for release build

In order to make client platforms release build reproducible,
adding a new build option for prebuild scripts to enable
the function to eliminate the effect of timestamp.

Hsd-es-id: 1507608356

Original commit date: Wed Nov 27 13:44:01 2019 +0800
Change-Id: Idb2b3ae2c2431724c6e83d54ea337d356a988ad1
Original commit hash: 9cdcb7070335842e73aea04d8074118c0813c202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/KeyEnroll/KeyEnroll.c
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/BuildFsp.sh
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/PreBuild.sh
JasperLakeBoardPkg/bld.bat
JasperLakeBoardPkg/prebuild.bat
JasperLakeBoardPkg/prep.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 9f6adbeb30373c8587c3b12c185884a63002c555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:51:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Dec 11 08:58:24 2019 -0800
Original commit date: Wed Dec 11 08:58:24 2019 -0800
Original commit hash: 1750538c82250c567cf76f4d040e628a42bb2e06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: aa5dfa6ea69174aca7f38708d8863a8f19e392ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:51:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiEnterprisePcieRpInitLib: Bios must detect Florin Cards in order to overwrite the Tx preset for this AIC

1. Refactored Gen3 PCIe equalization programming
2. Added BIOS setup menu options and policy to configure Gen3 PCIe equalization for phases 1-3

Hsd-es-id: 1808900150
Original commit date: Tue Nov 19 18:59:53 2019 +0100
Change-Id: I8977051aa4466e7de4b4fd616a91c9431955439c
Original commit hash: 756d2b073d7ccce8ab9f5fa7f266f3cd5f41f111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 63dd0fcacbf6c5747a4b210567c087d0d8c334fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:50:50 2020 +0530 
-------------------------------------------------------------------------------- 
HID Event Filter support with respect to Low power s0-Idle setup option in BIOS

As S0ix is the default flow , so enabling HID by default.
Disabling HID when s3 flow is selected by usig BIOS setup

Hsd-es-id: 1607196068
Original commit date: Mon Dec 9 15:47:48 2019 +0530
Change-Id: I03642b31f394a7af52d7be2ca79df4580ed24a89
Original commit hash: 1479fa6d4e8ccbc3abdf6b272be36038ca4f89e3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 3640ba117f425bea00fe854aeec62e4319cfbe09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:50:47 2020 +0530 
-------------------------------------------------------------------------------- 
JSLP: Enabled core count values is not showing correctly in SMbios table after changing it from BISO setup

ActiveCoreCount1 varaible is now used to denote the number of core in CpuConfigLibPreMemConfig.

Original commit date: Mon Dec 9 15:17:48 2019 +0530
Change-Id: Ie04f181007f8c9c1afce84e40eb7880568f2ada8
Original commit hash: 3ee943aa4e0a4f3593f2af2df6480201f3682fc8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 329146f77d3a39871354d279be0f59e89fd0cabb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:50:39 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Create Graphics Data Hob.
Save Number of External Graphics Card detected Data into Hob.
Platform Affected: TigerLake, RocketLake, JasperLake, ADL

Original commit date: Wed Nov 27 04:05:50 2019 +0530
Change-Id: I19b6827b6250571d8df00b4b6bdeb8a157f427c5
Original commit hash: 7c12ecee87a8a69f4c94841c674b8555569b0558

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 1be535089db558b51ddbdb941221f89e6a157af2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 6 16:50:23 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg:JSL[Security][Regression][REV1][REV2]: OBB is not getting authenticated by IBB during system boot up
'PeiRsa2048Sha256: Status = Success AuthenticationStatus = 00000002' is not captured in debug log

Solution:
Removed gEfiMdePkgTokenSpaceGuid.PcdFixedDebugPrintErrorLevel|0x80000046
From BoardPkgPcd.dsc, as this PCD was overriden to 0x80000046 even verbose debug setting  was enabled in BIOS setup

Default PCD value for PcdFixedDebugPrintErrorLevel is 0xFFFFFFFF, which was defined
from EDK2 MdePkg.dec

Unit Test;
Booting to OS are fine and S3,S4 and S5 are working fine, with this changes

Hsd-es-id: 1609378410
Original commit date: Tue Dec 10 20:39:56 2019 +0530
Change-Id: Ib15ae3c882f52f4b8c76b442c98521e9afe24bf2
Original commit hash: 1ea0e738b54160daf030f62f643979e47505dacb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgPcd.dsc
