<h2 id="Ncore3.6DMI:2024w47:11/19/24-11/21/24-Highlights:">Highlights:</h2><ul><li><p>OOO 11/18</p></li></ul><h2 id="Ncore3.6DMI:2024w47:11/19/24-11/21/24-Activities:">Activities:</h2><ul><li><p>3.7</p><ul><li><p>Error Testing on SRAM:</p><ul><li><p>Bring-up phase on correctable errors:</p><ul><li><p>Test is WIP</p></li><li><p>Correctable errors have been implemented and are fully tested</p></li><li><p>SRAM initialization issue which was pushing x propagation</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15837" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15837?src=confmacro" class="jira-issue-key">CONC-15837</a>
                            </span>
</p></li><li><p>Initialization indicator is currently being used in test and uncorrectable tests are functioning</p></li></ul></li></ul></li><li><p>Double bit error injection task RTL modeling error in all blocks, testing fix WIP</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15912" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15912?src=confmacro" class="jira-issue-key">CONC-15912</a>
                            </span>
 </p></li><li><p>Double bit errors are injected on a constraint range that is illegal, causing no errors to be injected and no IRQ_UC.</p></li><li><p>Testing RTL fix on the side, need to model end of test and a clean regression to close this issue</p></li></ul></li></ul></li><li><p>Regression Debug</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15814" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15814?src=confmacro" class="jira-issue-key">CONC-15814</a>
                            </span>
</p><ul><li><p>Pending atomic transaction trace indicates that there is no way for DV to predict this issue and accommodate this check from failing. Will talk to Ben to check if there’s a way we can isolate and avoid this false failure</p></li></ul></li></ul></li></ul></li></ul><h2 id="Ncore3.6DMI:2024w47:11/19/24-11/21/24-Amee:">Amee: <a class="confluence-userlink user-mention" data-account-id="712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a" href="https://arterisip.atlassian.net/wiki/people/712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aatman Kansagra (Deactivated)</a></h2><ul><li><p>AXI backpressure modeling:</p><ul><li><p>No progress on this yet, i also attempted few experiments based on tips from synopsys but haven’t been able to un-block the backpressure without hitting some VIP failures, passed on my findings to Amee. Working through finding a solution.</p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15743" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15743?src=confmacro" class="jira-issue-key">CONC-15743</a>
                            </span>


    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13674" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13674?src=confmacro" class="jira-issue-key">CONC-13674</a>
                            </span>
</p></li></ul></li></ul>