{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 15:49:19 2024 " "Info: Processing started: Sat Apr 20 15:49:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 6.762 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 5.188 ns START_STOP_NEW:inst\|inst31~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.931 ns) + CELL(0.000 ns) = 5.188 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 6.762 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y14_N21 4 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 6.762 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 29.90 % ) " "Info: Total cell delay = 2.022 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 70.10 % ) " "Info: Total interconnect delay = 4.740 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 6.762 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 5.188 ns START_STOP_NEW:inst\|inst31~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.931 ns) + CELL(0.000 ns) = 5.188 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 6.762 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 4 REG LCFF_X22_Y14_N19 5 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 6.762 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 29.90 % ) " "Info: Total cell delay = 2.022 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 70.10 % ) " "Info: Total interconnect delay = 4.740 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 9.756 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 9.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP-Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.206 ns) 2.924 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.568 ns) + CELL(0.206 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 5.251 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 5.251 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 8.182 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 8.182 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.756 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 5 REG LCFF_X22_Y14_N21 4 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 9.756 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 24.00 % ) " "Info: Total cell delay = 2.341 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.415 ns ( 76.00 % ) " "Info: Total interconnect delay = 7.415 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 9.756 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 9.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP-Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.206 ns) 2.924 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.568 ns) + CELL(0.206 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 5.251 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 5.251 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 8.182 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 8.182 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.756 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 5 REG LCFF_X22_Y14_N19 5 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 9.756 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 24.00 % ) " "Info: Total cell delay = 2.341 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.415 ns ( 76.00 % ) " "Info: Total interconnect delay = 7.415 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 348.19 MHz 2.872 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 348.19 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\" (period= 2.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.924 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 10.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.924 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 5 REG LCFF_X22_Y14_N21 4 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.924 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.84 % ) " "Info: Total cell delay = 2.604 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 76.16 % ) " "Info: Total interconnect delay = 8.320 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.924 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 10.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.924 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 5 REG LCFF_X22_Y14_N19 5 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.924 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.84 % ) " "Info: Total cell delay = 2.604 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 76.16 % ) " "Info: Total interconnect delay = 8.320 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.179 ns + Longest register register " "Info: + Longest register to register delay is 2.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X19_Y14_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N5; Fanout = 6; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.589 ns) 1.051 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X19_Y14_N0 4 " "Info: 2: + IC(0.462 ns) + CELL(0.589 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.623 ns) 2.071 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X19_Y14_N18 1 " "Info: 3: + IC(0.397 ns) + CELL(0.623 ns) = 2.071 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.179 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 4 REG LCFF_X19_Y14_N19 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.179 ns; Loc. = LCFF_X19_Y14_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 60.58 % ) " "Info: Total cell delay = 1.320 ns ( 60.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 39.42 % ) " "Info: Total interconnect delay = 0.859 ns ( 39.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.462ns 0.397ns 0.000ns } { 0.000ns 0.589ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 8.024 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.651 ns) 3.580 ns inst11 2 COMB LCCOMB_X32_Y10_N4 1 " "Info: 2: + IC(1.945 ns) + CELL(0.651 ns) = 3.580 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.881 ns) + CELL(0.000 ns) 6.461 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.881 ns) + CELL(0.000 ns) = 6.461 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 8.024 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 4 REG LCFF_X19_Y14_N19 3 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 8.024 ns; Loc. = LCFF_X19_Y14_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 28.68 % ) " "Info: Total cell delay = 2.301 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.723 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 8.024 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.651 ns) 3.580 ns inst11 2 COMB LCCOMB_X32_Y10_N4 1 " "Info: 2: + IC(1.945 ns) + CELL(0.651 ns) = 3.580 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.881 ns) + CELL(0.000 ns) 6.461 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.881 ns) + CELL(0.000 ns) = 6.461 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 8.024 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X19_Y14_N5 6 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 8.024 ns; Loc. = LCFF_X19_Y14_N5; Fanout = 6; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 28.68 % ) " "Info: Total cell delay = 2.301 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.723 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.462ns 0.397ns 0.000ns } { 0.000ns 0.589ns 0.623ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 C6 CP-Constant 3.054 ns register " "Info: tsu for register \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1\" (data pin = \"C6\", clock pin = \"CP-Constant\") is 3.054 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.675 ns + Longest pin register " "Info: + Longest pin to register delay is 8.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'C6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C6~0 2 COMB IOC_X3_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 3; COMB Node = 'C6~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { C6 C6~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.221 ns) + CELL(0.460 ns) 8.675 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X22_Y14_N3 1 " "Info: 3: + IC(7.221 ns) + CELL(0.460 ns) = 8.675 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.681 ns" { C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 16.76 % ) " "Info: Total cell delay = 1.454 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 83.24 % ) " "Info: Total interconnect delay = 7.221 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.675 ns" { C6 C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.675 ns" { C6 {} C6~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.221ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 5.581 ns - Shortest register " "Info: - Shortest clock path from clock \"CP-Constant\" to destination register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 3.012 ns inst12 3 COMB LCCOMB_X32_Y10_N10 1 " "Info: 3: + IC(0.389 ns) + CELL(0.366 ns) = 3.012 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { START_STOP_NEW:inst|inst31 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.000 ns) 4.007 ns inst12~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.995 ns) + CELL(0.000 ns) = 4.007 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 5.581 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X22_Y14_N3 1 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 5.581 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 42.79 % ) " "Info: Total cell delay = 2.388 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.193 ns ( 57.21 % ) " "Info: Total interconnect delay = 3.193 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { CP-Constant START_STOP_NEW:inst|inst31 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.901ns 0.389ns 0.995ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.675 ns" { C6 C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.675 ns" { C6 {} C6~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.221ns } { 0.000ns 0.994ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { CP-Constant START_STOP_NEW:inst|inst31 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.901ns 0.389ns 0.995ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR cp_uIR START_STOP_NEW:inst\|inst24~_emulated 23.591 ns register " "Info: tco from clock \"CLR\" to destination pin \"cp_uIR\" through register \"START_STOP_NEW:inst\|inst24~_emulated\" is 23.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.951 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 10.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 10.951 ns START_STOP_NEW:inst\|inst24~_emulated 5 REG LCFF_X14_Y17_N25 1 " "Info: 5: + IC(0.935 ns) + CELL(0.666 ns) = 10.951 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.78 % ) " "Info: Total cell delay = 2.604 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.347 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.347 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.336 ns + Longest register pin " "Info: + Longest register to pin delay is 12.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns START_STOP_NEW:inst\|inst24~_emulated 1 REG LCFF_X14_Y17_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.580 ns) 2.487 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.907 ns) + CELL(0.580 ns) = 2.487 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 4.814 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 4.814 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.226 ns) + CELL(3.296 ns) 12.336 ns cp_uIR 4 PIN PIN_61 0 " "Info: 4: + IC(4.226 ns) + CELL(3.296 ns) = 12.336 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'cp_uIR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.195 ns ( 34.01 % ) " "Info: Total cell delay = 4.195 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.141 ns ( 65.99 % ) " "Info: Total interconnect delay = 8.141 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} cp_uIR {} } { 0.000ns 1.907ns 2.008ns 4.226ns } { 0.000ns 0.580ns 0.319ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} cp_uIR {} } { 0.000ns 1.907ns 2.008ns 4.226ns } { 0.000ns 0.580ns 0.319ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-A Y3 14.385 ns Longest " "Info: Longest tpd from source pin \"mux-A\" to destination pin \"Y3\" is 14.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns mux-A 1 PIN PIN_96 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'mux-A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-A } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 568 16 184 584 "mux-A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.117 ns) + CELL(0.650 ns) 8.751 ns mux2-8:inst1\|inst18 2 COMB LCCOMB_X19_Y14_N2 1 " "Info: 2: + IC(7.117 ns) + CELL(0.650 ns) = 8.751 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.767 ns" { mux-A mux2-8:inst1|inst18 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(3.276 ns) 14.385 ns Y3 3 PIN PIN_171 0 " "Info: 3: + IC(2.358 ns) + CELL(3.276 ns) = 14.385 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'Y3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { mux2-8:inst1|inst18 Y3 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -48 1960 2136 -32 "Y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.910 ns ( 34.13 % ) " "Info: Total cell delay = 4.910 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.475 ns ( 65.87 % ) " "Info: Total interconnect delay = 9.475 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.385 ns" { mux-A mux2-8:inst1|inst18 Y3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.385 ns" { mux-A {} mux-A~combout {} mux2-8:inst1|inst18 {} Y3 {} } { 0.000ns 0.000ns 7.117ns 2.358ns } { 0.000ns 0.984ns 0.650ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "START_STOP_NEW:inst\|inst24~_emulated HALT CLR 2.985 ns register " "Info: th for register \"START_STOP_NEW:inst\|inst24~_emulated\" (data pin = \"HALT\", clock pin = \"CLR\") is 2.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.951 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 10.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 10.951 ns START_STOP_NEW:inst\|inst24~_emulated 5 REG LCFF_X14_Y17_N25 1 " "Info: 5: + IC(0.935 ns) + CELL(0.666 ns) = 10.951 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.78 % ) " "Info: Total cell delay = 2.604 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.347 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.347 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.272 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 PIN PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 64 -112 56 80 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.984 ns) + CELL(0.206 ns) 8.164 ns START_STOP_NEW:inst\|inst24~data_lut 2 COMB LCCOMB_X14_Y17_N24 1 " "Info: 2: + IC(6.984 ns) + CELL(0.206 ns) = 8.164 ns; Loc. = LCCOMB_X14_Y17_N24; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { HALT START_STOP_NEW:inst|inst24~data_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.272 ns START_STOP_NEW:inst\|inst24~_emulated 3 REG LCFF_X14_Y17_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.272 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 15.57 % ) " "Info: Total cell delay = 1.288 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.984 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.984 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.272 ns" { HALT START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.272 ns" { HALT {} HALT~combout {} START_STOP_NEW:inst|inst24~data_lut {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 6.984ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.272 ns" { HALT START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.272 ns" { HALT {} HALT~combout {} START_STOP_NEW:inst|inst24~data_lut {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 6.984ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 15:49:19 2024 " "Info: Processing ended: Sat Apr 20 15:49:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
