vendor_name = ModelSim
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.txt
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_memory.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/BlockMemoryControl.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/connected_control_memory.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_connected_control_memory.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_16bAccumulator.v
source_file = 1, C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/16bAccumulator.cbx.xml
design_name = accumulatorFull
instance = comp, \Output[0]~output , Output[0]~output, accumulatorFull, 1
instance = comp, \Output[1]~output , Output[1]~output, accumulatorFull, 1
instance = comp, \Output[2]~output , Output[2]~output, accumulatorFull, 1
instance = comp, \Output[3]~output , Output[3]~output, accumulatorFull, 1
instance = comp, \Output[4]~output , Output[4]~output, accumulatorFull, 1
instance = comp, \Output[5]~output , Output[5]~output, accumulatorFull, 1
instance = comp, \Output[6]~output , Output[6]~output, accumulatorFull, 1
instance = comp, \Output[7]~output , Output[7]~output, accumulatorFull, 1
instance = comp, \Output[8]~output , Output[8]~output, accumulatorFull, 1
instance = comp, \Output[9]~output , Output[9]~output, accumulatorFull, 1
instance = comp, \Output[10]~output , Output[10]~output, accumulatorFull, 1
instance = comp, \Output[11]~output , Output[11]~output, accumulatorFull, 1
instance = comp, \Output[12]~output , Output[12]~output, accumulatorFull, 1
instance = comp, \Output[13]~output , Output[13]~output, accumulatorFull, 1
instance = comp, \Output[14]~output , Output[14]~output, accumulatorFull, 1
instance = comp, \Output[15]~output , Output[15]~output, accumulatorFull, 1
instance = comp, \IOIn[10]~input , IOIn[10]~input, accumulatorFull, 1
instance = comp, \IOIn[11]~input , IOIn[11]~input, accumulatorFull, 1
instance = comp, \IOIn[12]~input , IOIn[12]~input, accumulatorFull, 1
instance = comp, \IOIn[13]~input , IOIn[13]~input, accumulatorFull, 1
instance = comp, \IOIn[14]~input , IOIn[14]~input, accumulatorFull, 1
instance = comp, \IOIn[15]~input , IOIn[15]~input, accumulatorFull, 1
instance = comp, \CLK~input , CLK~input, accumulatorFull, 1
instance = comp, \reset[0]~input , reset[0]~input, accumulatorFull, 1
instance = comp, \IOIn[0]~input , IOIn[0]~input, accumulatorFull, 1
instance = comp, \IOIn[1]~input , IOIn[1]~input, accumulatorFull, 1
instance = comp, \IOIn[2]~input , IOIn[2]~input, accumulatorFull, 1
instance = comp, \IOIn[3]~input , IOIn[3]~input, accumulatorFull, 1
instance = comp, \IOIn[4]~input , IOIn[4]~input, accumulatorFull, 1
instance = comp, \IOIn[5]~input , IOIn[5]~input, accumulatorFull, 1
instance = comp, \IOIn[6]~input , IOIn[6]~input, accumulatorFull, 1
instance = comp, \IOIn[7]~input , IOIn[7]~input, accumulatorFull, 1
instance = comp, \IOIn[8]~input , IOIn[8]~input, accumulatorFull, 1
instance = comp, \IOIn[9]~input , IOIn[9]~input, accumulatorFull, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
