// Seed: 1611911320
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(id_7 < ""),
        .id_8(1)
    ),
    id_9,
    id_10,
    id_11
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  assign id_9[1 : 1] = id_17;
  assign id_1 = id_11;
  wire id_19;
  assign id_16[1'h0] = id_2 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_1, id_5
  );
endmodule
