Tools support
=============

+---------------+-----------+---------+-----+-----------------------------------------------+
| Tools         | Vendor    | Version | Tcl | Comment                                       |
+===============+===========+=========+=====+===============================================+
| ISE           | Xilinx    | 14.7    | 8.4 | Discontinued in 2013                          |
+---------------+-----------+---------+-----+-----------------------------------------------+
| Libero-SoC    | Microsemi | 2024.1  | 8.5 | Important changes in version 12.0 (2019)      |
+---------------+-----------+---------+-----+-----------------------------------------------+
| Openflow      |           |         |     |                                               |
+---------------+-----------+---------+-----+-----------------------------------------------+
| Quartus Prime | Intel     | 23.1    | 8.6 | Known as Quartus II until version 15.0 (2015) |
+---------------+-----------+---------+-----+-----------------------------------------------+
| Vivado        | Xilinx    | 2022.1  | 8.5 | Introduced in 2012, it superseded ISE         |
+---------------+-----------+---------+-----+-----------------------------------------------+

* ISE supports devices starting from Spartan 3/Virtex 4 until some first members of the 7 series.
  Previous Spartan/Virtex devices were supported until version 10. Vivado supports devices starting
  from the 7 series.

* Libero-SoC had a fork for PolarFire devices which was merged in version 12.0 (2019).
  Libero SoC v12.0 and later supports PolarFire, RTG4, SmartFusion2 and IGLOO2 FPGA families.
  Libero SoC v11.9 and earlier are the alternative to work with SmartFusion, IGLOO, ProASIC3 and
  Fusion families.
  Libero IDE v9.2 (2016) was the last version of the previous tool to work with antifuse and older
  flash devices.

* Since the change from Quartus II to Prime, three editions are available: Pro (for Agilex,
  Stratix 10, Arria 10 and Cyclone GX devices), Standard (for Cyclone 10 LP and earlier devices)
  and Lite (a high-volume low-end subset of the Standard edition).

Detailed support
----------------

+------------------------------+---------+----------+------------+-----------+----------+
|                              | ISE     | Libero   | Openflow   | Quartus   | Vivado   |
+==============================+=========+==========+============+===========+==========+
|**add_files**                 |         |          |            |           |          |
+------------------------------+---------+----------+------------+-----------+----------+
|``vhdl``                      | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``verilog``                   | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``system_verilog``            | ``TBD`` | ``TBD``  | ``TBD``    | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``constraint``                | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``block_design``              | ``NY``  | ``NY``   | ``NY``     | ``NY``    | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**add_param**                 |         |          |            |           |          |
+------------------------------+---------+----------+------------+-----------+----------+
|``boolean`` (*VHDL/Verilog*)  | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``integer`` (*VHDL/Verilog*)  | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``string`` (*VHDL/Verilog*)   | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``real`` (*VHDL/Verilog*)     | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``std_logic`` (*VHDL*)        | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``std_logic_vector`` (*VHDL*) | ``TBD`` | ``TBD``  |``TBD``     | ``TBD``   | ``TBD``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**add_vlog_include**          | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**add_vlog_define**           | ``TBI`` | ``TBI``  | ``TBI``    | ``TBI``   | ``TBI``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**set_vhdl_arch**             | ``TBI`` | ``TBI``  | ``TBI``    | ``TBI``   | ``TBI``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**generate**                  |         |          |            |           |          |
+------------------------------+---------+----------+------------+-----------+----------+
|``prj``                       | ``Yes`` | ``Yes``  | ``No``     | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``syn``                       | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``par``                       | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``bit``                       | ``Yes`` | ``Yes``  | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|**transfer**                  |         |          |            |           |          |
+------------------------------+---------+----------+------------+-----------+----------+
|``fpga``                      | ``Yes`` | ``NY``   | ``Yes``    | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``spi``                       | ``Yes`` | ``NY``   | ``NY``     | ``NY``    | ``NY``   |
+------------------------------+---------+----------+------------+-----------+----------+
|``bpi``                       | ``Yes`` | ``NY``   | ``NY``     | ``NY``    | ``NY``   |
+------------------------------+---------+----------+------------+-----------+----------+
|``detect``                    | ``Yes`` | ``NY``   | ``NY``     | ``Yes``   | ``Yes``  |
+------------------------------+---------+----------+------------+-----------+----------+
|``unlock``                    | ``Yes`` | ``No``   | ``No``     | ``No``    | ``No``   |
+------------------------------+---------+----------+------------+-----------+----------+

* ``Yes``: already supported
* ``No``: no plans (or unneeded)
* ``NY``: Not yet, but maybe someday
* ``TBD``: To Be Defined
* ``TBI``: To Be Implemented
