{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 13:29:32 2013 " "Info: Processing started: Mon Sep 16 13:29:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rom0_or_ram1 " "Info: Assuming node \"rom0_or_ram1\" is an undefined clock" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 344 -272 -104 360 "rom0_or_ram1" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom0_or_ram1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -336 -168 56 "clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read0_or_write1 " "Info: Assuming node \"read0_or_write1\" is an undefined clock" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 264 -288 -120 280 "read0_or_write1" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "read0_or_write1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom0_or_ram1 memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 381.68 MHz 2.62 ns Internal " "Info: Clock \"rom0_or_ram1\" has Internal fmax of 381.68 MHz between source memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]\" (period= 2.62 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X20_Y22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.839 ns - Smallest " "Info: - Smallest clock skew is -0.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom0_or_ram1 destination 4.600 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom0_or_ram1\" to destination memory is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom0_or_ram1 1 CLK PIN_B10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_B10; Fanout = 11; CLK Node = 'rom0_or_ram1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom0_or_ram1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 344 -272 -104 360 "rom0_or_ram1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.228 ns) 2.301 ns inst7 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(1.301 ns) + CELL(0.228 ns) = 2.301 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { rom0_or_ram1 inst7 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 3.489 ns inst7~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.188 ns) + CELL(0.000 ns) = 3.489 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.472 ns) 4.600 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y22 2 " "Info: 4: + IC(0.639 ns) + CELL(0.472 ns) = 4.600 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 32.00 % ) " "Info: Total cell delay = 1.472 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.128 ns ( 68.00 % ) " "Info: Total interconnect delay = 3.128 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { rom0_or_ram1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.301ns 1.188ns 0.639ns } { 0.000ns 0.772ns 0.228ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom0_or_ram1 source 5.439 ns - Longest memory " "Info: - Longest clock path from clock \"rom0_or_ram1\" to source memory is 5.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom0_or_ram1 1 CLK PIN_B10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_B10; Fanout = 11; CLK Node = 'rom0_or_ram1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom0_or_ram1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 344 -272 -104 360 "rom0_or_ram1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.346 ns) 2.255 ns inst8 2 COMB LCCOMB_X21_Y20_N28 1 " "Info: 2: + IC(1.137 ns) + CELL(0.346 ns) = 2.255 ns; Loc. = LCCOMB_X21_Y20_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { rom0_or_ram1 inst8 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.000 ns) 4.286 ns inst8~clkctrl 3 COMB CLKCTRL_G10 25 " "Info: 3: + IC(2.031 ns) + CELL(0.000 ns) = 4.286 ns; Loc. = CLKCTRL_G10; Fanout = 25; COMB Node = 'inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 5.439 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X20_Y22 8 " "Info: 4: + IC(0.672 ns) + CELL(0.481 ns) = 5.439 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 29.40 % ) " "Info: Total cell delay = 1.599 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.840 ns ( 70.60 % ) " "Info: Total interconnect delay = 3.840 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.439 ns" { rom0_or_ram1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.439 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.137ns 2.031ns 0.672ns } { 0.000ns 0.772ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { rom0_or_ram1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.301ns 1.188ns 0.639ns } { 0.000ns 0.772ns 0.228ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.439 ns" { rom0_or_ram1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.439 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.137ns 2.031ns 0.672ns } { 0.000ns 0.772ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { rom0_or_ram1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.301ns 1.188ns 0.639ns } { 0.000ns 0.772ns 0.228ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.439 ns" { rom0_or_ram1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.439 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.137ns 2.031ns 0.672ns } { 0.000ns 0.772ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 455.37 MHz 2.196 ns Internal " "Info: Clock \"clock\" has Internal fmax of 455.37 MHz between source memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]\" (period= 2.196 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X20_Y22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.415 ns - Smallest " "Info: - Smallest clock skew is -0.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.524 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 5.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns clock 1 CLK PIN_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -336 -168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.053 ns) 3.225 ns inst7 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(2.325 ns) + CELL(0.053 ns) = 3.225 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { clock inst7 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 4.413 ns inst7~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.188 ns) + CELL(0.000 ns) = 4.413 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.472 ns) 5.524 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y22 2 " "Info: 4: + IC(0.639 ns) + CELL(0.472 ns) = 5.524 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 24.84 % ) " "Info: Total cell delay = 1.372 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.152 ns ( 75.16 % ) " "Info: Total interconnect delay = 4.152 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { clock inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { clock {} clock~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.325ns 1.188ns 0.639ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.939 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns clock 1 CLK PIN_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -336 -168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.053 ns) 2.755 ns inst8 2 COMB LCCOMB_X21_Y20_N28 1 " "Info: 2: + IC(1.855 ns) + CELL(0.053 ns) = 2.755 ns; Loc. = LCCOMB_X21_Y20_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { clock inst8 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.000 ns) 4.786 ns inst8~clkctrl 3 COMB CLKCTRL_G10 25 " "Info: 3: + IC(2.031 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G10; Fanout = 25; COMB Node = 'inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 5.939 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X20_Y22 8 " "Info: 4: + IC(0.672 ns) + CELL(0.481 ns) = 5.939 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.381 ns ( 23.25 % ) " "Info: Total cell delay = 1.381 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.558 ns ( 76.75 % ) " "Info: Total interconnect delay = 4.558 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { clock inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.855ns 2.031ns 0.672ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { clock inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { clock {} clock~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.325ns 1.188ns 0.639ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { clock inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.855ns 2.031ns 0.672ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { clock inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { clock {} clock~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.325ns 1.188ns 0.639ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { clock inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.855ns 2.031ns 0.672ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read0_or_write1 memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 396.2 MHz 2.524 ns Internal " "Info: Clock \"read0_or_write1\" has Internal fmax of 396.2 MHz between source memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]\" (period= 2.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X20_Y22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.743 ns - Smallest " "Info: - Smallest clock skew is -0.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read0_or_write1 destination 4.761 ns + Shortest memory " "Info: + Shortest clock path from clock \"read0_or_write1\" to destination memory is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns read0_or_write1 1 CLK PIN_G5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G5; Fanout = 19; CLK Node = 'read0_or_write1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read0_or_write1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 264 -288 -120 280 "read0_or_write1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.346 ns) 2.462 ns inst7 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(1.316 ns) + CELL(0.346 ns) = 2.462 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { read0_or_write1 inst7 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 3.650 ns inst7~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.188 ns) + CELL(0.000 ns) = 3.650 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 88 64 128 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.472 ns) 4.761 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y22 2 " "Info: 4: + IC(0.639 ns) + CELL(0.472 ns) = 4.761 ns; Loc. = M4K_X20_Y22; Fanout = 2; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 33.98 % ) " "Info: Total cell delay = 1.618 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.143 ns ( 66.02 % ) " "Info: Total interconnect delay = 3.143 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { read0_or_write1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { read0_or_write1 {} read0_or_write1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.316ns 1.188ns 0.639ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read0_or_write1 source 5.504 ns - Longest memory " "Info: - Longest clock path from clock \"read0_or_write1\" to source memory is 5.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns read0_or_write1 1 CLK PIN_G5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G5; Fanout = 19; CLK Node = 'read0_or_write1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read0_or_write1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 264 -288 -120 280 "read0_or_write1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.225 ns) 2.320 ns inst8 2 COMB LCCOMB_X21_Y20_N28 1 " "Info: 2: + IC(1.295 ns) + CELL(0.225 ns) = 2.320 ns; Loc. = LCCOMB_X21_Y20_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { read0_or_write1 inst8 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.000 ns) 4.351 ns inst8~clkctrl 3 COMB CLKCTRL_G10 25 " "Info: 3: + IC(2.031 ns) + CELL(0.000 ns) = 4.351 ns; Loc. = CLKCTRL_G10; Fanout = 25; COMB Node = 'inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 5.504 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X20_Y22 8 " "Info: 4: + IC(0.672 ns) + CELL(0.481 ns) = 5.504 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 27.36 % ) " "Info: Total cell delay = 1.506 ns ( 27.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 72.64 % ) " "Info: Total interconnect delay = 3.998 ns ( 72.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { read0_or_write1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.504 ns" { read0_or_write1 {} read0_or_write1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.295ns 2.031ns 0.672ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { read0_or_write1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { read0_or_write1 {} read0_or_write1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.316ns 1.188ns 0.639ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { read0_or_write1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.504 ns" { read0_or_write1 {} read0_or_write1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.295ns 2.031ns 0.672ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { read0_or_write1 inst7 inst7~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { read0_or_write1 {} read0_or_write1~combout {} inst7 {} inst7~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.316ns 1.188ns 0.639ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { read0_or_write1 inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.504 ns" { read0_or_write1 {} read0_or_write1~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.295ns 2.031ns 0.672ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6 address\[6\] rom0_or_ram1 1.538 ns memory " "Info: tsu for memory \"lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"address\[6\]\", clock pin = \"rom0_or_ram1\") is 1.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.908 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns address\[6\] 1 PIN PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; PIN Node = 'address\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 0 -184 -8 16 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.033 ns) + CELL(0.103 ns) 5.908 ns lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X8_Y12 8 " "Info: 2: + IC(5.033 ns) + CELL(0.103 ns) = 5.908 ns; Loc. = M4K_X8_Y12; Fanout = 8; MEM Node = 'lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { address[6] lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 14.81 % ) " "Info: Total cell delay = 0.875 ns ( 14.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 85.19 % ) " "Info: Total interconnect delay = 5.033 ns ( 85.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { address[6] lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { address[6] {} address[6]~combout {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.033ns } { 0.000ns 0.772ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom0_or_ram1 destination 4.392 ns - Shortest memory " "Info: - Shortest clock path from clock \"rom0_or_ram1\" to destination memory is 4.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom0_or_ram1 1 CLK PIN_B10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_B10; Fanout = 11; CLK Node = 'rom0_or_ram1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom0_or_ram1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 344 -272 -104 360 "rom0_or_ram1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.053 ns) 2.102 ns inst2 2 COMB LCCOMB_X21_Y22_N24 1 " "Info: 2: + IC(1.277 ns) + CELL(0.053 ns) = 2.102 ns; Loc. = LCCOMB_X21_Y22_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { rom0_or_ram1 inst2 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.000 ns) 3.241 ns inst2~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.139 ns) + CELL(0.000 ns) = 3.241 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst2~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 4.392 ns lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6 4 MEM M4K_X8_Y12 8 " "Info: 4: + IC(0.670 ns) + CELL(0.481 ns) = 4.392 ns; Loc. = M4K_X8_Y12; Fanout = 8; MEM Node = 'lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 29.74 % ) " "Info: Total cell delay = 1.306 ns ( 29.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.086 ns ( 70.26 % ) " "Info: Total interconnect delay = 3.086 ns ( 70.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { rom0_or_ram1 inst2 inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst2 {} inst2~clkctrl {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.277ns 1.139ns 0.670ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { address[6] lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { address[6] {} address[6]~combout {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.033ns } { 0.000ns 0.772ns 0.103ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { rom0_or_ram1 inst2 inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { rom0_or_ram1 {} rom0_or_ram1~combout {} inst2 {} inst2~clkctrl {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.277ns 1.139ns 0.670ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock output\[4\] lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0 14.221 ns memory " "Info: tco from clock \"clock\" to destination pin \"output\[4\]\" through memory \"lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0\" is 14.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.344 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 5.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns clock 1 CLK PIN_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -336 -168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.154 ns) 3.054 ns inst2 2 COMB LCCOMB_X21_Y22_N24 1 " "Info: 2: + IC(2.053 ns) + CELL(0.154 ns) = 3.054 ns; Loc. = LCCOMB_X21_Y22_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { clock inst2 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.000 ns) 4.193 ns inst2~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.139 ns) + CELL(0.000 ns) = 4.193 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst2~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 5.344 ns lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X8_Y12 8 " "Info: 4: + IC(0.670 ns) + CELL(0.481 ns) = 5.344 ns; Loc. = M4K_X8_Y12; Fanout = 8; MEM Node = 'lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 27.73 % ) " "Info: Total cell delay = 1.482 ns ( 27.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.862 ns ( 72.27 % ) " "Info: Total interconnect delay = 3.862 ns ( 72.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { clock inst2 inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { clock {} clock~combout {} inst2 {} inst2~clkctrl {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.053ns 1.139ns 0.670ns } { 0.000ns 0.847ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.741 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X8_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y12; Fanout = 8; MEM Node = 'lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|q_a\[4\] 2 MEM M4K_X8_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|q_a\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_nrv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.228 ns) 3.783 ns busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0 3 COMB LCCOMB_X21_Y20_N20 1 " "Info: 3: + IC(1.705 ns) + CELL(0.228 ns) = 3.783 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/quartus/lab4/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.804 ns) + CELL(2.154 ns) 8.741 ns output\[4\] 4 PIN PIN_W1 0 " "Info: 4: + IC(2.804 ns) + CELL(2.154 ns) = 8.741 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 120 952 1128 136 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.232 ns ( 48.42 % ) " "Info: Total cell delay = 4.232 ns ( 48.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.509 ns ( 51.58 % ) " "Info: Total interconnect delay = 4.509 ns ( 51.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] {} busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.000ns 1.705ns 2.804ns } { 0.000ns 1.850ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { clock inst2 inst2~clkctrl lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { clock {} clock~combout {} inst2 {} inst2~clkctrl {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.053ns 1.139ns 0.670ns } { 0.000ns 0.847ns 0.154ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4] {} busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.000ns 1.705ns 2.804ns } { 0.000ns 1.850ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read0_or_write1 output\[4\] 10.472 ns Longest " "Info: Longest tpd from source pin \"read0_or_write1\" to destination pin \"output\[4\]\" is 10.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns read0_or_write1 1 CLK PIN_G5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G5; Fanout = 19; CLK Node = 'read0_or_write1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read0_or_write1 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 264 -288 -120 280 "read0_or_write1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.368 ns) + CELL(0.346 ns) 5.514 ns busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0 2 COMB LCCOMB_X21_Y20_N20 1 " "Info: 2: + IC(4.368 ns) + CELL(0.346 ns) = 5.514 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { read0_or_write1 busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/quartus/lab4/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.804 ns) + CELL(2.154 ns) 10.472 ns output\[4\] 3 PIN PIN_W1 0 " "Info: 3: + IC(2.804 ns) + CELL(2.154 ns) = 10.472 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 120 952 1128 136 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 31.51 % ) " "Info: Total cell delay = 3.300 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.172 ns ( 68.49 % ) " "Info: Total interconnect delay = 7.172 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.472 ns" { read0_or_write1 busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.472 ns" { read0_or_write1 {} read0_or_write1~combout {} busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.000ns 4.368ns 2.804ns } { 0.000ns 0.800ns 0.346ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5 address\[5\] clock 0.807 ns memory " "Info: th for memory \"lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"address\[5\]\", clock pin = \"clock\") is 0.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.939 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns clock 1 CLK PIN_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 40 -336 -168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.053 ns) 2.755 ns inst8 2 COMB LCCOMB_X21_Y20_N28 1 " "Info: 2: + IC(1.855 ns) + CELL(0.053 ns) = 2.755 ns; Loc. = LCCOMB_X21_Y20_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { clock inst8 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.000 ns) 4.786 ns inst8~clkctrl 3 COMB CLKCTRL_G10 25 " "Info: 3: + IC(2.031 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G10; Fanout = 25; COMB Node = 'inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 368 24 88 416 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 5.939 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5 4 MEM M4K_X20_Y22 8 " "Info: 4: + IC(0.672 ns) + CELL(0.481 ns) = 5.939 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.381 ns ( 23.25 % ) " "Info: Total cell delay = 1.381 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.558 ns ( 76.75 % ) " "Info: Total interconnect delay = 4.558 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { clock inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.855ns 2.031ns 0.672ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.335 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns address\[5\] 1 PIN PIN_K22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K22; Fanout = 2; PIN Node = 'address\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "D:/quartus/lab4/memory.bdf" { { 0 -184 -8 16 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.412 ns) + CELL(0.103 ns) 5.335 ns lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M4K_X20_Y22 8 " "Info: 2: + IC(4.412 ns) + CELL(0.103 ns) = 5.335 ns; Loc. = M4K_X20_Y22; Fanout = 8; MEM Node = 'lpm_ram_io:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.515 ns" { address[5] lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/quartus/lab4/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 17.30 % ) " "Info: Total cell delay = 0.923 ns ( 17.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 82.70 % ) " "Info: Total interconnect delay = 4.412 ns ( 82.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { address[5] lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { address[5] {} address[5]~combout {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 4.412ns } { 0.000ns 0.820ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { clock inst8 inst8~clkctrl lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.855ns 2.031ns 0.672ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { address[5] lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { address[5] {} address[5]~combout {} lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 4.412ns } { 0.000ns 0.820ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 13:29:33 2013 " "Info: Processing ended: Mon Sep 16 13:29:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
