module partsel_00300(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [24:5] x4;
  wire signed [27:7] x5;
  wire signed [24:7] x6;
  wire [4:25] x7;
  wire [3:24] x8;
  wire signed [31:2] x9;
  wire signed [24:0] x10;
  wire [4:26] x11;
  wire [28:3] x12;
  wire signed [6:25] x13;
  wire [0:26] x14;
  wire [4:31] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [2:25] p0 = 681736956;
  localparam signed [30:5] p1 = 160633498;
  localparam [31:3] p2 = 504746478;
  localparam [1:31] p3 = 66127002;
  assign x4 = {2{p2[12 + s2 +: 8]}};
  assign x5 = p0[17];
  assign x6 = p2[31 + s3 -: 3];
  assign x7 = x4;
  assign x8 = p2;
  assign x9 = (x6[6 + s3] - x4[12 +: 2]);
  assign x10 = x2[29 + s3 +: 5];
  assign x11 = (x8[12 -: 3] - (x6[13 +: 2] ^ {2{p3[13 +: 3]}}));
  assign x12 = ((!ctrl[1] || ctrl[1] || ctrl[1] ? p3[19 + s0 -: 8] : (ctrl[1] || !ctrl[1] && ctrl[2] ? (!ctrl[0] && !ctrl[1] && !ctrl[1] ? x8[27 + s3 -: 6] : (p2 | p1)) : ((ctrl[2] && !ctrl[1] && !ctrl[2] ? x5[23] : p3[12 + s1 +: 2]) - p2[17 + s0 -: 3]))) | {2{x9[17 -: 3]}});
  assign x13 = {p2[18 +: 3], x7[11 +: 2]};
  assign x14 = p1;
  assign x15 = p3;
  assign y0 = {(x5[19 +: 1] & (!ctrl[1] && !ctrl[0] && ctrl[1] ? {(x14[18 -: 3] & x13), (p0[20] & p2[15 + s3 +: 2])} : {{2{p2[11 + s2]}}, {2{x12[10 + s3 -: 5]}}})), p1};
  assign y1 = {2{p1}};
  assign y2 = ((x7[10 + s2 -: 6] ^ (x2[1 + s0 -: 5] - x11)) ^ x5[9]);
  assign y3 = (p1 - (!ctrl[2] || ctrl[1] || ctrl[1] ? (p0[8 + s0 -: 4] + x14[24 + s2 -: 5]) : {x15[16 +: 1], {((x8[18 + s0 +: 4] & p1) + (p1[6 + s3 +: 1] - (x6[16 +: 3] - x12[13]))), (x3[14] - p1[22 + s3 +: 6])}}));
endmodule
