

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_28_10_1_3_s'
================================================================
* Date:           Tue Jul 23 13:57:39 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1296|     1296|  12.960 us|  12.960 us|  1296|  1296|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DepthwiseConv2d_28_10_1_3_Pipeline_px_fu_652  |DepthwiseConv2d_28_10_1_3_Pipeline_px  |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- py      |     1290|     1290|       129|          -|          -|    10|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      49|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    2483|    1798|    -|
|Memory           |        0|     -|      64|      30|    0|
|Multiplexer      |        -|     -|       -|    1206|    -|
|Register         |        -|     -|     455|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    3002|    3083|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_px_fu_652  |DepthwiseConv2d_28_10_1_3_Pipeline_px  |        0|  15|  2483|  1798|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|  15|  2483|  1798|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buf_U    |DepthwiseConv2d_28_10_1_3_s_line_buf_RAM_1WNR_AUTO_1R1W  |        0|  32|  15|    0|    30|   32|     1|          960|
    |line_buf_1_U  |DepthwiseConv2d_28_10_1_3_s_line_buf_RAM_1WNR_AUTO_1R1W  |        0|  32|  15|    0|    30|   32|     1|          960|
    +--------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                         |        0|  64|  30|    0|    60|   64|     2|         1920|
    +--------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |py_2_fu_690_p2                  |         +|   0|  0|  12|           4|           1|
    |ap_block_state34                |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_808                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op195_read_state7  |       and|   0|  0|   2|           1|           1|
    |cmp164_fu_841_p2                |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln39_fu_684_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln42_fu_696_p2             |      icmp|   0|  0|   9|           4|           1|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  49|          21|          15|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  476|         92|    1|         92|
    |ap_done              |    9|          2|    1|          2|
    |depth1_o75_write     |    9|          2|    1|          2|
    |input74_blk_n        |    9|          2|    1|          2|
    |input74_read         |   14|          3|    1|          3|
    |line_buf_1_address0  |  148|         32|    5|        160|
    |line_buf_1_ce0       |   14|          3|    1|          3|
    |line_buf_1_d0        |  145|         30|   32|        960|
    |line_buf_address0    |  148|         32|    5|        160|
    |line_buf_ce0         |   14|          3|    1|          3|
    |line_buf_d0          |  145|         30|   32|        960|
    |py_fu_100            |    9|          2|    4|          8|
    |storemerge_reg_640   |    9|          2|   32|         64|
    |weights_address0     |   31|          6|    4|         24|
    |weights_address1     |   26|          5|    4|         20|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1206|        246|  125|       2463|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  91|   0|   91|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |cmp164_reg_1407                                                |   1|   0|    1|          0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_px_fu_652_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln42_reg_1398                                             |   1|   0|    1|          0|
    |py_2_reg_1393                                                  |   4|   0|    4|          0|
    |py_fu_100                                                      |   4|   0|    4|          0|
    |reg_672                                                        |  32|   0|   32|          0|
    |storemerge_reg_640                                             |  32|   0|   32|          0|
    |weights_load_24_reg_1017                                       |  32|   0|   32|          0|
    |weights_load_25_reg_1022                                       |  32|   0|   32|          0|
    |weights_load_26_reg_1037                                       |  32|   0|   32|          0|
    |weights_load_27_reg_1042                                       |  32|   0|   32|          0|
    |weights_load_28_reg_1057                                       |  32|   0|   32|          0|
    |weights_load_29_reg_1062                                       |  32|   0|   32|          0|
    |weights_load_30_reg_1377                                       |  32|   0|   32|          0|
    |weights_load_31_reg_1382                                       |  32|   0|   32|          0|
    |weights_load_reg_1002                                          |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 455|   0|  455|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|input74_dout               |   in|   32|     ap_fifo|                        input74|       pointer|
|input74_num_data_valid     |   in|    2|     ap_fifo|                        input74|       pointer|
|input74_fifo_cap           |   in|    2|     ap_fifo|                        input74|       pointer|
|input74_empty_n            |   in|    1|     ap_fifo|                        input74|       pointer|
|input74_read               |  out|    1|     ap_fifo|                        input74|       pointer|
|weights_address0           |  out|    4|   ap_memory|                        weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                        weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                        weights|         array|
|weights_address1           |  out|    4|   ap_memory|                        weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                        weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                        weights|         array|
|depth1_o75_din             |  out|   32|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_num_data_valid  |   in|    2|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_fifo_cap        |   in|    2|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_full_n          |   in|    1|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_write           |  out|    1|     ap_fifo|                     depth1_o75|       pointer|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

