Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun  4 07:47:17 2025
| Host         : DESKTOP-MVBP66S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.147        0.000                      0                  252        0.162        0.000                      0                  252        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.147        0.000                      0                  252        0.162        0.000                      0                  252        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 3.146ns (53.696%)  route 2.713ns (46.304%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.848 r  de/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    de/count_reg[24]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.182 r  de/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.182    de/count_reg[28]_i_1_n_6
    SLICE_X0Y92          FDRE                                         r  de/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  de/count_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 3.125ns (53.530%)  route 2.713ns (46.470%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.848 r  de/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    de/count_reg[24]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.161 r  de/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.161    de/count_reg[28]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  de/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  de/count_reg[31]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.051ns (52.933%)  route 2.713ns (47.067%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.848 r  de/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    de/count_reg[24]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.087 r  de/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.087    de/count_reg[28]_i_1_n_5
    SLICE_X0Y92          FDRE                                         r  de/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  de/count_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.035ns (52.802%)  route 2.713ns (47.198%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.848 r  de/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    de/count_reg[24]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.071 r  de/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.071    de/count_reg[28]_i_1_n_7
    SLICE_X0Y92          FDRE                                         r  de/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  de/count_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 3.032ns (52.777%)  route 2.713ns (47.223%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.068 r  de/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.068    de/count_reg[24]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  de/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  de/count_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 3.011ns (52.604%)  route 2.713ns (47.396%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 r  de/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.047    de/count_reg[24]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  de/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  de/count_reg[27]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.937ns (51.983%)  route 2.713ns (48.017%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.973 r  de/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.973    de/count_reg[24]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  de/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  de/count_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.921ns (51.847%)  route 2.713ns (48.153%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.734 r  de/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.734    de/count_reg[20]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.957 r  de/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.957    de/count_reg[24]_i_1_n_7
    SLICE_X0Y91          FDRE                                         r  de/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.604    15.027    de/clk_i_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  de/count_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    de/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.918ns (51.821%)  route 2.713ns (48.179%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.954 r  de/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.954    de/count_reg[20]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  de/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    de/clk_i_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  de/count_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    de/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 de/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.897ns (51.641%)  route 2.713ns (48.359%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.720     5.323    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  de/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.603    de/count_reg[3]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  de/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.727    de/i__carry_i_7_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.277 r  de/pressed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.277    de/pressed0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  de/pressed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.391    de/pressed0_inferred__0/i__carry__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  de/pressed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    de/pressed0_inferred__0/i__carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 f  de/pressed0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.889     9.508    de/pressed0
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  de/count[0]_i_7/O
                         net (fo=1, routed)           0.000     9.632    de/count[0]_i_7_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.164 r  de/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.164    de/count_reg[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.278 r  de/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.278    de/count_reg[4]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  de/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.392    de/count_reg[8]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.506 r  de/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.506    de/count_reg[12]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.620 r  de/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.620    de/count_reg[16]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.933 r  de/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.933    de/count_reg[20]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  de/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    de/clk_i_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  de/count_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    de/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  4.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 led7_translated_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  led7_translated_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_translated_reg[5]/Q
                         net (fo=1, routed)           0.100     1.764    led7_translated_reg_n_0_[5]
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[5]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.063     1.601    led7_seg_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 led7_translated_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  led7_translated_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  led7_translated_reg[0]/Q
                         net (fo=2, routed)           0.121     1.808    led7_translated_reg_n_0_[0]
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.059     1.597    led7_seg_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led7_translated_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  led7_translated_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  led7_translated_reg[7]/Q
                         net (fo=1, routed)           0.119     1.770    led7_translated_reg_n_0_[7]
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[7]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.019     1.557    led7_seg_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 led7_translated_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  led7_translated_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_translated_reg[2]/Q
                         net (fo=1, routed)           0.155     1.818    led7_translated_reg_n_0_[2]
    SLICE_X2Y90          FDRE                                         r  led7_seg_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  led7_seg_o_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.059     1.597    led7_seg_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 led7_translated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  led7_translated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_translated_reg[1]/Q
                         net (fo=1, routed)           0.172     1.835    led7_translated_reg_n_0_[1]
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.070     1.608    led7_seg_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_2_reg[6]/Q
                         net (fo=3, routed)           0.079     1.741    count_2_reg_n_0_[6]
    SLICE_X3Y89          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  count_2_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    count_2_reg[9]_i_1_n_6
    SLICE_X3Y89          FDRE                                         r  count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    clk_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_2_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    count_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 count_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_2_reg[8]/Q
                         net (fo=3, routed)           0.079     1.742    count_2_reg_n_0_[8]
    SLICE_X3Y89          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.869 r  count_2_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    count_2_reg[9]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  count_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    clk_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_2_reg[9]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    count_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 led7_translated_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.392%)  route 0.148ns (53.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  led7_translated_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  led7_translated_reg[6]/Q
                         net (fo=1, routed)           0.148     1.798    led7_translated_reg_n_0_[6]
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[6]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.017     1.555    led7_seg_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sec_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.573     1.492    clk_i_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  sec_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  sec_c_reg[1]/Q
                         net (fo=5, routed)           0.160     1.817    sec_c_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  sec_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    sec_c[1]_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  sec_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.844     2.009    clk_i_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  sec_c_reg[1]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y88          FDCE (Hold_fdce_C_D)         0.121     1.613    sec_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 h_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.938%)  route 0.172ns (48.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  h_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  h_10_reg[1]/Q
                         net (fo=9, routed)           0.172     1.834    h_10_reg_n_0_[1]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  led7_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    led7_current[1]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  led7_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  led7_current_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.626    led7_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     count_2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     count_2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     count_2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     count_2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_2_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     count_2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     count_2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     count_2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     count_2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     count_2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     count_2_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led7_seg_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.033ns (56.364%)  route 3.122ns (43.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  led7_seg_o_reg[7]/Q
                         net (fo=1, routed)           3.122     8.904    led7_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.481 r  led7_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.481    led7_seg_o[7]
    T10                                                               r  led7_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 4.030ns (57.457%)  route 2.984ns (42.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  led7_an_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  led7_an_o_reg[2]/Q
                         net (fo=1, routed)           2.984     8.766    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.340 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.340    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.011ns (57.437%)  route 2.973ns (42.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  led7_seg_o_reg[6]/Q
                         net (fo=1, routed)           2.973     8.754    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.310 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.310    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 4.079ns (59.996%)  route 2.720ns (40.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  led7_seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  led7_seg_o_reg[2]/Q
                         net (fo=1, routed)           2.720     8.563    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.124 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.124    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 4.068ns (61.994%)  route 2.494ns (38.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  led7_seg_o_reg[4]/Q
                         net (fo=1, routed)           2.494     8.339    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.889 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.889    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.362ns  (logic 4.057ns (63.763%)  route 2.305ns (36.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  led7_seg_o_reg[0]/Q
                         net (fo=1, routed)           2.305     8.150    led7_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539    11.689 r  led7_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.689    led7_seg_o[0]
    H15                                                               r  led7_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 3.990ns (63.339%)  route 2.309ns (36.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  led7_seg_o_reg[3]/Q
                         net (fo=1, routed)           2.309     8.091    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.624 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.624    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 4.008ns (63.740%)  route 2.280ns (36.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  led7_an_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  led7_an_o_reg[3]/Q
                         net (fo=1, routed)           2.280     8.062    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.614 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.614    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 4.054ns (64.494%)  route 2.232ns (35.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X6Y91          FDSE                                         r  led7_an_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDSE (Prop_fdse_C_Q)         0.518     5.844 r  led7_an_o_reg[0]/Q
                         net (fo=1, routed)           2.232     8.075    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.611 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.611    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.992ns (65.708%)  route 2.083ns (34.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.723     5.326    clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  led7_an_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  led7_an_o_reg[1]/Q
                         net (fo=1, routed)           2.083     7.865    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.400 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.400    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led7_seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.379ns (80.083%)  route 0.343ns (19.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_seg_o_reg[1]/Q
                         net (fo=1, routed)           0.343     2.006    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.244 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.244    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.358ns (73.931%)  route 0.479ns (26.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  led7_seg_o_reg[5]/Q
                         net (fo=1, routed)           0.479     2.165    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.360 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.360    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.377ns (73.244%)  route 0.503ns (26.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  led7_an_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  led7_an_o_reg[1]/Q
                         net (fo=1, routed)           0.503     2.166    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.402 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.402    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.400ns (71.523%)  route 0.558ns (28.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X6Y91          FDSE                                         r  led7_an_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDSE (Prop_fdse_C_Q)         0.164     1.685 r  led7_an_o_reg[0]/Q
                         net (fo=1, routed)           0.558     2.243    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.479 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.479    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_an_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.394ns (70.114%)  route 0.594ns (29.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  led7_an_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  led7_an_o_reg[3]/Q
                         net (fo=1, routed)           0.594     2.256    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.509 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.509    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.375ns (69.028%)  route 0.617ns (30.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_seg_o_reg[3]/Q
                         net (fo=1, routed)           0.617     2.280    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.515 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.515    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.404ns (69.655%)  route 0.611ns (30.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  led7_seg_o_reg[0]/Q
                         net (fo=1, routed)           0.611     2.298    led7_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.537 r  led7_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    led7_seg_o[0]
    H15                                                               r  led7_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.415ns (67.153%)  route 0.692ns (32.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  led7_seg_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  led7_seg_o_reg[4]/Q
                         net (fo=1, routed)           0.692     2.378    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.629 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.629    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.425ns (64.207%)  route 0.795ns (35.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  led7_seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  led7_seg_o_reg[2]/Q
                         net (fo=1, routed)           0.795     2.481    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.742 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.742    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led7_seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.397ns (60.699%)  route 0.905ns (39.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  led7_seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led7_seg_o_reg[6]/Q
                         net (fo=1, routed)           0.905     2.568    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.824 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.824    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 1.601ns (26.266%)  route 4.493ns (73.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.571     6.094    de/count
    SLICE_X0Y85          FDRE                                         r  de/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 1.601ns (26.266%)  route 4.493ns (73.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.571     6.094    de/count
    SLICE_X0Y85          FDRE                                         r  de/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 1.601ns (26.266%)  route 4.493ns (73.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.571     6.094    de/count
    SLICE_X0Y85          FDRE                                         r  de/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 1.601ns (26.266%)  route 4.493ns (73.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.571     6.094    de/count
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  de/count_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.601ns (26.883%)  route 4.353ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.431     5.954    de/count
    SLICE_X0Y86          FDRE                                         r  de/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  de/count_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.601ns (26.883%)  route 4.353ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.431     5.954    de/count
    SLICE_X0Y86          FDRE                                         r  de/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  de/count_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.601ns (26.883%)  route 4.353ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.431     5.954    de/count
    SLICE_X0Y86          FDRE                                         r  de/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  de/count_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.601ns (26.883%)  route 4.353ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.431     5.954    de/count
    SLICE_X0Y86          FDRE                                         r  de/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.600     5.023    de/clk_i_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  de/count_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.601ns (27.577%)  route 4.203ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.281     5.804    de/count
    SLICE_X0Y87          FDRE                                         r  de/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601     5.024    de/clk_i_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  de/count_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            de/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.601ns (27.577%)  route 4.203ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          2.922     4.399    de/rst_i_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     4.523 r  de/count[0]_i_1/O
                         net (fo=32, routed)          1.281     5.804    de/count
    SLICE_X0Y87          FDRE                                         r  de/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601     5.024    de/clk_i_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  de/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_min_i
                            (input port)
  Destination:            de/d_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.299ns (45.752%)  route 0.354ns (54.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button_min_i (IN)
                         net (fo=0)                   0.000     0.000    button_min_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  button_min_i_IBUF_inst/O
                         net (fo=3, routed)           0.354     0.608    de/button_min_i_IBUF
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.653 r  de/d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.653    de/d[1]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  de/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    de/clk_i_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  de/d_reg[1]/C

Slack:                    inf
  Source:                 button_min_i
                            (input port)
  Destination:            de/d_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.299ns (42.799%)  route 0.399ns (57.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  button_min_i (IN)
                         net (fo=0)                   0.000     0.000    button_min_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  button_min_i_IBUF_inst/O
                         net (fo=3, routed)           0.399     0.653    de/button_min_i_IBUF
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.698 r  de/d[0]_i_1/O
                         net (fo=1, routed)           0.000     0.698    de/d[0]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  de/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    de/clk_i_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  de/d_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.244ns (32.473%)  route 0.508ns (67.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.508     0.753    rst_i_IBUF
    SLICE_X5Y88          FDCE                                         f  count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.244ns (29.954%)  route 0.572ns (70.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.572     0.816    rst_i_IBUF
    SLICE_X5Y89          FDCE                                         f  count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  count_reg[9]/C

Slack:                    inf
  Source:                 button_min_i
                            (input port)
  Destination:            de/pressing_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.299ns (35.646%)  route 0.539ns (64.354%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button_min_i (IN)
                         net (fo=0)                   0.000     0.000    button_min_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  button_min_i_IBUF_inst/O
                         net (fo=3, routed)           0.539     0.793    de/button_min_i_IBUF
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.045     0.838 r  de/pressing_i_1/O
                         net (fo=1, routed)           0.000     0.838    de/pressing_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  de/pressing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    de/clk_i_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  de/pressing_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.244ns (28.097%)  route 0.626ns (71.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.626     0.870    rst_i_IBUF
    SLICE_X7Y88          FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.244ns (28.097%)  route 0.626ns (71.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.626     0.870    rst_i_IBUF
    SLICE_X7Y88          FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.244ns (28.097%)  route 0.626ns (71.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.626     0.870    rst_i_IBUF
    SLICE_X7Y88          FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            sec_c_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.244ns (27.016%)  route 0.660ns (72.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.660     0.905    rst_i_IBUF
    SLICE_X5Y90          FDCE                                         f  sec_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  sec_c_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            sec_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.244ns (27.016%)  route 0.660ns (72.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_i_IBUF_inst/O
                         net (fo=65, routed)          0.660     0.905    rst_i_IBUF
    SLICE_X5Y90          FDPE                                         f  sec_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X5Y90          FDPE                                         r  sec_reg/C





