### Database
- [OpenEDI](https://gitee.com/niiceda/open-edi/) (NiiCEDA), under [BSD 3-clause License](https://gitee.com/niiceda/open-edi/blob/master/License)
  - An open-source electronic data infrastructure for VLSI design automation.
- [OpenDB](https://github.com/The-OpenROAD-Project/OpenDB), under [BSD 3-Clause License](https://github.com/The-OpenROAD-Project/OpenDB/blob/master/LICENSE)
  - OpenDB is a design database to support tools for physical chip design.

### HDL (Verilog, VHDL, etc.)
- [SystemC](https://accellera.org/downloads/standards/systemc) (Accellera), under Apache License v2.0
  - Standards are developed in a collaborative and open environment by technical working groups.
- [Icarus Verilog](https://github.com/steveicarus/iverilog) (Stephen Williams), under [GNU Lesser General Public License v2.1](https://github.com/steveicarus/iverilog/blob/master/COPYING)
  - A Verilog simulation and synthesis tool compiling source code written in Verilog (IEEE-1364) into some target format.
- [EpicSim](https://github.com/x-epic/EpicSim) (X-EPIC), under [GNU Lesser General Public License v2.1](https://github.com/x-epic/EpicSim/blob/master/LICENSE)
  - A Verilog compiler.
- [sv2v](https://github.com/zachjs/sv2v) (Zachary Snow), under [BSD 3-Clause License](https://github.com/zachjs/sv2v/blob/master/LICENSE)
  - sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
- [verilog-parser](https://github.com/ben-marshall/verilog-parser), a parser for the IEEE 1364-2001 verilog standard
- [pyverilog](https://pypi.org/project/pyverilog), a hardware design processing toolkit for Verilog HDL including verilog parser, dataflow analyzer, control-flow analyzer and code generator
- [verilog](https://github.com/tomahawkins/verilog) (Tom Hawkins), under [BSD 3-Clause License](https://github.com/tomahawkins/verilog/blob/master/LICENSE)
  - A Verilog parser for Haskell.
- [hdlparse](https://kevinpt.github.io/hdlparse/), a simple package implementing a rudimentary parser for VHDL and Verilog
- [NVC](https://github.com/nickg/nvc), a GPLv3 VHDL compiler and simulator aiming for IEEE 1076-2002 compliance
- [GHDL](https://github.com/ghdl/ghdl), a VHDL 2008/93/87 simulator
- Related website: [Awesome HDL](https://github.com/drom/awesome-hdl)

### LEF/DEF
- Si2 [LEF/DEF Toolkit](https://projects.si2.org/openeda.si2.org/projects/lefdef/)
- RazKarapetyan's [LEF/DEF parser](https://github.com/RazKarapetyan/LEF-DEF-parser)
- Tri Minh Cao's [LEF parser](https://github.com/trimcao/lef-parser)

### Liberty
- Mirror of Synopsys's [Liberty parser library](https://github.com/eclufsc/libertyParser)

### SDC
- Synopsys TAP-in [SDC parser](https://www.synopsys.com/community/interoperability-programs/tap-in.html)
- dalance's [SDC parser](https://github.com/dalance/sdc-parser)

### Misc.
- [Spectre2Spice](https://codeberg.org/thommythomaso/spectre2spice), under [CERN Open Hardware License v2.0 or later](https://codeberg.org/thommythomaso/spectre2spice/src/branch/master/LISENCE)
  - A standalone application to translate netlists from the Cadence Spectre Circuit Simulator format to SPICE.
