[{"DBLP title": "Studying DAC capacitor-array degradation in charge-redistribution SAR ADCs.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868756", "OA papers": [{"PaperId": "https://openalex.org/W1985876911", "PaperTitle": "Studying DAC capacitor-array degradation in charge-redistribution SAR ADCs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Muhammad Shahzeb Khan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Automatically connecting hardware blocks via light-weight matching techniques.", "DBLP authors": ["Jan Malburg", "Niklas Krafczyk", "G\u00f6rschwin Fey"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868757", "OA papers": [{"PaperId": "https://openalex.org/W2114393302", "PaperTitle": "Automatically connecting hardware blocks via light-weight matching techniques", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Jan Malburg", "Nicole Krafczyk", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "A double-path intra prediction architecture for the hardware H.265/HEVC encoder.", "DBLP authors": ["Andrzej Abramowski", "Grzegorz Pastuszak"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868758", "OA papers": [{"PaperId": "https://openalex.org/W2078802088", "PaperTitle": "A double-path intra prediction architecture for the hardware H.265/HEVC encoder", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Andrzej Abramowski", "Grzegorz Pastuszak"]}]}, {"DBLP title": "Online test vector insertion: A concurrent built-in self-testing (CBIST) approach for asynchronous logic.", "DBLP authors": ["J\u00fcrgen Maier", "Andreas Steininger"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868759", "OA papers": [{"PaperId": "https://openalex.org/W3098118670", "PaperTitle": "Online test vector insertion: A concurrent built-in self-testing (CBIST) approach for asynchronous logic", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 2.0}, "Authors": ["J\u00fcrgen Maier", "Andreas Steininger"]}]}, {"DBLP title": "Quality assurance in memory built-in self-test tools.", "DBLP authors": ["Albert Au", "Artur Pogiel", "Janusz Rajski", "Piotr Sydow", "Jerzy Tyszer", "Justyna Zawada"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868760", "OA papers": [{"PaperId": "https://openalex.org/W2159627318", "PaperTitle": "Quality assurance in memory built-in self-test tools", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 4.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Albert Au", "Artur Pogiel", "Janusz Rajski", "Piotr Sydow", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "Generic built-in self-repair architectures for SoC logic cores.", "DBLP authors": ["Marcel Bal\u00e1z", "Stefan Kristof\u00edk", "M\u00e1ria Fischerov\u00e1"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868761", "OA papers": [{"PaperId": "https://openalex.org/W2137621397", "PaperTitle": "Generic built-in self-repair architectures for SoC logic cores", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Slovak Academy of Sciences": 1.5, "Institute of Informatics": 1.5}, "Authors": ["Marcel Balaz", "Stefan Kristofik", "Maria Fischerova"]}]}, {"DBLP title": "A 64-MHz\u223c640-MHz 64-phase clock generator.", "DBLP authors": ["Hong-Yi Huang", "Jen-Chieh Liu", "Shi-Jia Sun", "Cheng-Hao Fu", "Kuo-Hsing Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868762", "OA papers": [{"PaperId": "https://openalex.org/W2127405288", "PaperTitle": "A 64-MHz&#x223C;640-MHz 64-phase clock generator", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taipei University": 3.0, "Industrial Technology Research Institute": 1.0, "National Central University": 1.0}, "Authors": ["Hong-Yi Huang", "Jen-Chieh Liu", "Shijia Sun", "Chenghao Fu", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "A design of an area-efficient 10-GHz phase-locked loop for source-synchronous, multi-channel links in 90-nm CMOS technology.", "DBLP authors": ["Woo-Rham Bae", "Deog-Kyoon Jeong", "Byoung-Joo Yoo"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868763", "OA papers": [{"PaperId": "https://openalex.org/W2166132694", "PaperTitle": "A design of an area-efficient 10-GHz phase-locked loop for source-synchronous, multi-channel links in 90-nm CMOS technology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Woorham Bae", "Deog-Kyoon Jeong", "Byoung-Joo Yoo"]}]}, {"DBLP title": "Burst-pulse Generator based on transmission line toward sub-MMW.", "DBLP authors": ["Parit Kanjanavirojkul", "Nguyen Ngoc Mai Khanh", "Toru Nakura", "Kunihiro Asada"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868764", "OA papers": [{"PaperId": "https://openalex.org/W2050988725", "PaperTitle": "Burst-pulse Generator based on transmission line toward sub-MMW", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tokyo University of Information Sciences": 1.5, "The University of Tokyo": 2.5}, "Authors": ["Parit Kanjanavirojkul", "Nguyen Ngoc Khanh", "Toru Nakura", "Kunihiro Asada"]}]}, {"DBLP title": "A 120V high voltage DAC array for a tunable antenna in communication system.", "DBLP authors": ["Jing Ning", "Klaus Hofmann"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868765", "OA papers": [{"PaperId": "https://openalex.org/W2118148233", "PaperTitle": "A 120V high voltage DAC array for a tunable antenna in communication system", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Darmstadt": 2.0}, "Authors": ["Jing Ning", "Klaus Hofmann"]}]}, {"DBLP title": "Fast time-parallel C-based event-driven RTL simulation.", "DBLP authors": ["Tariq Bashir Ahmad", "Maciej J. Ciesielski"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868766", "OA papers": [{"PaperId": "https://openalex.org/W2140763468", "PaperTitle": "Fast time-parallel C-based event-driven RTL simulation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Tariq Ahmad", "Maciej Ciesielski"]}]}, {"DBLP title": "Lower bounds of the size of Shared Structurally Synthesized BDDs.", "DBLP authors": ["Raimund Ubar", "Dmitri Mironov"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868767", "OA papers": [{"PaperId": "https://openalex.org/W2030237489", "PaperTitle": "Lower bounds of the size of Shared Structurally Synthesized BDDs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tallinn University of Technology": 2.0}, "Authors": ["Raimund Ubar", "Dmitri Mironov"]}]}, {"DBLP title": "BuildMaster: Efficient ASIP architecture exploration through compilation and simulation result caching.", "DBLP authors": ["Roel Jordans", "Erkan Diken", "Lech J\u00f3zwiak", "Henk Corporaal"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868768", "OA papers": [{"PaperId": "https://openalex.org/W2124421994", "PaperTitle": "BuildMaster: Efficient ASIP architecture exploration through compilation and simulation result caching", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["Roel Jordans", "Erkan Diken", "Lech Jozwiak", "Henk Corporaal"]}]}, {"DBLP title": "Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators.", "DBLP authors": ["Harish Balasubramaniam", "Klaus Hofmann"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868769", "OA papers": [{"PaperId": "https://openalex.org/W2105070822", "PaperTitle": "Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 1.0, "Merck (Germany)": 1.0}, "Authors": ["Harish Balasubramaniam", "Klaus Hofmann"]}]}, {"DBLP title": "Multistage low ripple charge pump.", "DBLP authors": ["Andrzej Grodzicki", "Witold A. Pleskacz"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868770", "OA papers": [{"PaperId": "https://openalex.org/W2101401161", "PaperTitle": "Multistage low ripple charge pump", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Andrzej Grodzicki", "Witold A. Pleskacz"]}]}, {"DBLP title": "A novel impedance calculation method and its time efficiency evaluation.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Daniel Arbet", "G\u00e1bor Gyepes", "Libor Majer"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868771", "OA papers": [{"PaperId": "https://openalex.org/W2157090213", "PaperTitle": "A novel impedance calculation method and its time efficiency evaluation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Juraj Brenkus", "Viera Stopjakova", "Daniel Arbet", "Gabor Gyepes", "Libor Majer"]}]}, {"DBLP title": "Test-data compression with low number of channels and short test time.", "DBLP authors": ["Ondrej Nov\u00e1k", "Jiri Jen\u00edcek", "Martin Rozkovec"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868772", "OA papers": [{"PaperId": "https://openalex.org/W2153702200", "PaperTitle": "Test-data compression with low number of channels and short test time", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Liberec": 3.0}, "Authors": ["Ond\u0159ej Nov\u00e1k", "Jiri Jenicek", "Martin Rozkovec"]}]}, {"DBLP title": "Test data compression based on reuse and bit-flipping of parts of dictionary entries.", "DBLP authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868773", "OA papers": [{"PaperId": "https://openalex.org/W2150950521", "PaperTitle": "Test data compression based on reuse and bit-flipping of parts of dictionary entries", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Patras": 2.0}, "Authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"]}]}, {"DBLP title": "Timing-aware ATPG for critical paths with multiple TSVs.", "DBLP authors": ["Carolina Metzler", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868774", "OA papers": [{"PaperId": "https://openalex.org/W2084027276", "PaperTitle": "Timing-aware ATPG for critical paths with multiple TSVs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["C. Metzler", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"]}]}, {"DBLP title": "A layout based customized testing technique for total microfluidic operations in digital microfluidic biochips.", "DBLP authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarathi Dasgupta"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868775", "OA papers": [{"PaperId": "https://openalex.org/W2120365148", "PaperTitle": "A layout based customized testing technique for total microfluidic operations in digital microfluidic biochips", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Indian Institute of Management Calcutta": 1.0}, "Authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarathi Dasgupta"]}]}, {"DBLP title": "Optimizing DD-based synthesis of reversible circuits using negative control lines.", "DBLP authors": ["Eleonora Sch\u00f6nborn", "Kamalika Datta", "Robert Wille", "Indranil Sengupta", "Hafizur Rahaman", "Rolf Drechsler"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868776", "OA papers": [{"PaperId": "https://openalex.org/W2117523685", "PaperTitle": "Optimizing DD-based synthesis of reversible circuits using negative control lines", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bremen": 3.0, "Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Eleonora Sch\u00f6nborn", "Kamalika Datta", "Robert Wille", "Indranil Sengupta", "Hafizur Rahaman", "Rolf Drechsler"]}]}, {"DBLP title": "Evolutionary design of approximate multipliers under different error metrics.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868777", "OA papers": [{"PaperId": "https://openalex.org/W2106744916", "PaperTitle": "Evolutionary design of approximate multipliers under different error metrics", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic": 2.0}, "Authors": ["Zdenek Vasicek", "Lukas Sekanina"]}]}, {"DBLP title": "Online testing of many-core systems in the Dark Silicon era.", "DBLP authors": ["Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868778", "OA papers": [{"PaperId": "https://openalex.org/W2138506729", "PaperTitle": "Online testing of many-core systems in the Dark Silicon era", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Turku": 5.0}, "Authors": ["Mohammad-Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "Reliable execution of statechart-generated correct embedded software under soft errors.", "DBLP authors": ["Ronaldo Rodrigues Ferreira", "Thomas Klotz", "Thilo V\u00f6rtler", "Jean da Rolt", "Gabriel L. Nazar", "\u00c1lvaro Freitas Moreira", "Luigi Carro", "Karsten Einwich"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868779", "OA papers": [{"PaperId": "https://openalex.org/W2099104177", "PaperTitle": "Reliable execution of statechart-generated correct embedded software under soft errors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0, "Fraunhofer Institute for Integrated Circuits": 3.0}, "Authors": ["Ronaldo A. Ferreira", "Thomas Klotz", "Thilo Vortler", "Jean Da Rolt", "Gabriel L. Nazar", "Alvaro Moreira", "Luigi Carro", "Karsten Einwich"]}]}, {"DBLP title": "Combining fault tolerance and self repair at minimum cost in power and hardware.", "DBLP authors": ["Tobias Koal", "Mario Sch\u00f6lzel", "Heinrich Theodor Vierhaus"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868780", "OA papers": [{"PaperId": "https://openalex.org/W2158303336", "PaperTitle": "Combining fault tolerance and self repair at minimum cost in power and hardware", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Tobias Koal", "Mario Scholzel", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Self-managing power management unit.", "DBLP authors": ["Dominik Macko", "Katar\u00edna Jelemensk\u00e1"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868781", "OA papers": [{"PaperId": "https://openalex.org/W2121006804", "PaperTitle": "Self-managing power management unit", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Dominik Macko", "Katarina Jelemenska"]}]}, {"DBLP title": "A low supply voltage synchronous mirror delay with quadrature phase output.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Chih-Hsun Hsu", "Hong-Yi Huang"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868782", "OA papers": [{"PaperId": "https://openalex.org/W2172005927", "PaperTitle": "A low supply voltage synchronous mirror delay with quadrature phase output", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 3.0, "National Taipei University": 1.0}, "Authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Chih-Hsun Hsu", "Hong-Yi Huang"]}]}, {"DBLP title": "High throughput architecture for the Advanced Encryption Standard Algorithm.", "DBLP authors": ["Salma Hesham", "Mohamed A. Abd El Ghany", "Klaus Hofmann"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868783", "OA papers": [{"PaperId": "https://openalex.org/W2037800653", "PaperTitle": "High throughput architecture for the Advanced Encryption Standard Algorithm", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"German University in Cairo": 1.0, "Electronics Department, German University in Cairo, Germany": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Salma Hesham", "Mohamed A. Abd El Ghany", "Klaus Hofmann"]}]}, {"DBLP title": "Generic partial dynamic reconfiguration controller for transient and permanent fault mitigation in fault tolerant systems implemented into FPGA.", "DBLP authors": ["Lukas Miculka", "Zdenek Kot\u00e1sek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868784", "OA papers": [{"PaperId": "https://openalex.org/W2160641632", "PaperTitle": "Generic partial dynamic reconfiguration controller for transient and permanent fault mitigation in fault tolerant systems implemented into FPGA", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Lukas Miculka", "Zdenek Kotasek"]}]}, {"DBLP title": "Low latency book handling in FPGA for high frequency trading.", "DBLP authors": ["Milan Dvorak", "Jan Korenek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868785", "OA papers": [{"PaperId": "https://openalex.org/W2278396229", "PaperTitle": "Low latency book handling in FPGA for high frequency trading", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Milan Dvorak", "Jan Korenek"]}]}, {"DBLP title": "CRC based hashing in FPGA using DSP blocks.", "DBLP authors": ["Tom\u00e1s Z\u00e1vodn\u00edk", "Lukas Kekely", "Viktor Pus"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868786", "OA papers": [{"PaperId": "https://openalex.org/W2139813344", "PaperTitle": "CRC based hashing in FPGA using DSP blocks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 1.0, "Czech Education and Scientific Network": 2.0}, "Authors": ["Tomas Zavodnik", "Lukas Kekely", "Viktor Pus"]}]}, {"DBLP title": "The LSI implementation of a memory based field programmable device for MCU peripherals.", "DBLP authors": ["Tetsuya Matsumura", "Naoya Okada", "Yoshifumi Kawamura", "Koji Nii", "Kazutami Arimoto", "Hiroshi Makino", "Yoshio Matsuda"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868787", "OA papers": [{"PaperId": "https://openalex.org/W2109704454", "PaperTitle": "The LSI implementation of a memory based field programmable device for MCU peripherals", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nihon University": 1.0, "Kanazawa University": 2.0, "Renesas Electronics (Japan)": 2.0, "Okayama Prefectural University": 1.0, "Osaka Institute of Technology": 1.0}, "Authors": ["Tetsuya Matsumura", "Naoya Okada", "Yoshifumi Kawamura", "Koji Nii", "Kazutami Arimoto", "Hiroshi Makino", "Yoshio Matsuda"]}]}, {"DBLP title": "Design methodology of configurable high performance packet parser for FPGA.", "DBLP authors": ["Viktor Pus", "Lukas Kekely", "Jan Korenek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868788", "OA papers": [{"PaperId": "https://openalex.org/W2169524643", "PaperTitle": "Design methodology of configurable high performance packet parser for FPGA", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Czech Education and Scientific Network": 2.0, "Brno University of Technology": 1.0}, "Authors": ["Viktor Pus", "Lukas Kekely", "Jan Korenek"]}]}, {"DBLP title": "A study on fast pipelined pseudo-random number generator based on chaotic logistic map.", "DBLP authors": ["Pawel Dabal", "Ryszard Pelka"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868789", "OA papers": [{"PaperId": "https://openalex.org/W2125831042", "PaperTitle": "A study on fast pipelined pseudo-random number generator based on chaotic logistic map", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Military University of Technology in Warsaw": 2.0}, "Authors": ["Pawel Dabal", "R. Pe\u0142ka"]}]}, {"DBLP title": "Modeling timing constraints for automatic generation of embedded test instruments.", "DBLP authors": ["Steffen Ostendorff", "Jorge H. Meza Escobar", "Heinz-Dietrich Wuttke", "Thomas Sasse", "Sebastian Richter"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868790", "OA papers": [{"PaperId": "https://openalex.org/W2049043276", "PaperTitle": "Modeling timing constraints for automatic generation of embedded test instruments", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technische Universit\u00e4t Ilmenau": 3.0, "University of Ulm": 1.0, "Chemnitz University of Technology": 1.0}, "Authors": ["Steffen Ostendorff", "Jorge Mart\u00edn Molina Escobar", "Heinz-Dietrich Wuttke", "Thomas Sasse", "Stefan Richter"]}]}, {"DBLP title": "Path delay test in the presence of multi-aggressor crosstalk, power supply noise and ground bounce.", "DBLP authors": ["Anu Asokan", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868791", "OA papers": [{"PaperId": "https://openalex.org/W2117004592", "PaperTitle": "Path delay test in the presence of multi-aggressor crosstalk, power supply noise and ground bounce", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Montpellier": 3.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.5}, "Authors": ["Anu Asokan", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"]}]}, {"DBLP title": "Test and diagnosis of power switches.", "DBLP authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Aida Todri", "Arnaud Virazel", "Patrick Girard", "P. Debaud", "S. Guilhot"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868792", "OA papers": [{"PaperId": "https://openalex.org/W2133233456", "PaperTitle": "Test and diagnosis of power switches", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "STMicroelectronics (France)": 2.0}, "Authors": ["Miroslav Valka", "Alessio Bosio", "Luigi Dilillo", "A. Todri", "Arnaud Virazel", "Patrick Girard", "Philippe Debaud", "St\u00e9phane Guilhot"]}]}, {"DBLP title": "Fast lookup for dynamic packet filtering in FPGA.", "DBLP authors": ["Lukas Kekely", "Martin Z\u00e1dn\u00edk", "Jir\u00ed Matousek", "Jan Korenek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868793", "OA papers": [{"PaperId": "https://openalex.org/W2156369287", "PaperTitle": "Fast lookup for dynamic packet filtering in FPGA", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Brno University of Technology": 4.0}, "Authors": ["Lukas Kekely", "Martin Zadnik", "Jir\u00ed Matousek", "Jan Korenek"]}]}, {"DBLP title": "Stabilization methods for integrated high voltage charge pumps.", "DBLP authors": ["Lufei Shen", "Ferdinand Keil", "Klaus Hofmann"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868795", "OA papers": [{"PaperId": "https://openalex.org/W2128253497", "PaperTitle": "Stabilization methods for integrated high voltage charge pumps", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Lufei Shen", "Ferdinand Keil", "Klaus Hofmann"]}]}, {"DBLP title": "FPGA design of the computation unit for the semi-global stereo matching algorithm.", "DBLP authors": ["Mikolaj Roszkowski", "Grzegorz Pastuszak"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868796", "OA papers": [{"PaperId": "https://openalex.org/W2148597194", "PaperTitle": "FPGA design of the computation unit for the semi-global stereo matching algorithm", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Miko\u0142aj Roszkowski", "Grzegorz Pastuszak"]}]}, {"DBLP title": "System design for enhanced forward-engineering possibilities of safety critical embedded systems.", "DBLP authors": ["Martin Krammer", "Michael Karner", "Anton Fuchs"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868797", "OA papers": [{"PaperId": "https://openalex.org/W2101287735", "PaperTitle": "System design for enhanced forward-engineering possibilities of safety critical embedded systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virtual Vehicle (Austria)": 3.0}, "Authors": ["Martin Krammer", "Michael Karner", "Anton Fuchs"]}]}, {"DBLP title": "Mismatch effects and their correction in large area ASICs.", "DBLP authors": ["Piotr Maj"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868798", "OA papers": [{"PaperId": "https://openalex.org/W2162095992", "PaperTitle": "Mismatch effects and their correction in large area ASICs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AGH University of Science and Technology": 1.0}, "Authors": ["Piotr Maj"]}]}, {"DBLP title": "A unified CMOS inverter model for planar and FinFET nanoscale technologies.", "DBLP authors": ["Panagiotis Chaourani", "Spyridon Nikolaidis"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868799", "OA papers": [{"PaperId": "https://openalex.org/W2159036272", "PaperTitle": "A unified CMOS inverter model for planar and FinFET nanoscale technologies", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aristotle University of Thessaloniki": 2.0}, "Authors": ["Panagiotis Chaourani", "Spiridon Nikolaidis"]}]}, {"DBLP title": "A new architecture for minimum mean square error sorted QR decomposition for MIMO wireless communication systems.", "DBLP authors": ["Victor Tomashevich", "Christina Gimmler-Dumont", "Christian Fesl", "Norbert Wehn", "Ilia Polian"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868800", "OA papers": [{"PaperId": "https://openalex.org/W2100973113", "PaperTitle": "A new architecture for minimum mean square error sorted QR decomposition for MIMO wireless communication systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Passau": 3.0, "University of Kaiserslautern": 2.0}, "Authors": ["Victor Tomashevich", "Christina Gimmler-Dumont", "Christian Fesl", "Norbert Wehn", "Ilia Polian"]}]}, {"DBLP title": "Dedicated hardware architecture for object tracking preprocessing implemented in FPGA.", "DBLP authors": ["Peter Mal\u00edk"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868801", "OA papers": [{"PaperId": "https://openalex.org/W2141775771", "PaperTitle": "Dedicated hardware architecture for object tracking preprocessing implemented in FPGA", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Informatics": 0.5, "Slovak Academy of Sciences": 0.5}, "Authors": ["Peter Malik"]}]}, {"DBLP title": "Emulation based fault injection on UHF RFID transponder.", "DBLP authors": ["Omar Abdelmalek", "David H\u00e9ly", "Vincent Beroulle"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868802", "OA papers": [{"PaperId": "https://openalex.org/W2137284763", "PaperTitle": "Emulation based fault injection on UHF RFID transponder", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 3.0}, "Authors": ["Omar Abdelmalek", "David Hely", "Vincent Beroulle"]}]}, {"DBLP title": "Sources of bias in EDA tools and its influence.", "DBLP authors": ["Petr Fiser", "Jan Schmidt", "Jiri Balcarek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868803", "OA papers": [{"PaperId": "https://openalex.org/W2117553891", "PaperTitle": "Sources of bias in EDA tools and its influence", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Petr Fiser", "Jan Schmidt", "Jiri Balcarek"]}]}, {"DBLP title": "Automatic and reliable electrical characterization of MOSFETs.", "DBLP authors": ["Zoran Stamenkovic", "N. D. Vasovic", "Goran S. Ristic"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868804", "OA papers": [{"PaperId": "https://openalex.org/W2139506793", "PaperTitle": "Automatic and reliable electrical characterization of MOSFETs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 1.0, "University of Nis": 2.0}, "Authors": ["Zoran Stamenkovic", "N. D. Vasovic", "Goran S. Risti\u0107"]}]}, {"DBLP title": "Designing of Test Pattern Generators for stimulation of crosstalk faults in bus-type connections.", "DBLP authors": ["Tomasz Garbolino"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868807", "OA papers": [{"PaperId": "https://openalex.org/W2129671536", "PaperTitle": "Designing of Test Pattern Generators for stimulation of crosstalk faults in bus-type connections", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Silesian University of Technology": 1.0}, "Authors": ["T. Garbolino"]}]}, {"DBLP title": "On NFA-split architecture optimizations.", "DBLP authors": ["Vlastimil Kosar", "Jan Korenek"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868808", "OA papers": [{"PaperId": "https://openalex.org/W2296248624", "PaperTitle": "On NFA-split architecture optimizations", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Vlastimil Kosar", "Jan Korenek"]}]}, {"DBLP title": "ADCs in deep submicron technologies for ASICs of pixel architecture.", "DBLP authors": ["Piotr Otfinowski", "Pawel Grybos", "Robert Szczygiel", "Piotr Maj"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868809", "OA papers": [{"PaperId": "https://openalex.org/W2113469810", "PaperTitle": "ADCs in deep submicron technologies for ASICs of pixel architecture", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AGH University of Science and Technology": 3.0, "Akademia Gorniczo-Hutnicza imienia Stanislawa Staszica w Krakowie, Krakow, Wojew\u00c3\u00b3dztwo ma\u00c5\u201aopolskie, PL": 1.0}, "Authors": ["Piotr Otfinowski", "Pawel Grybos", "Robert Szczygiel", "Piotr Maj"]}]}, {"DBLP title": "Numerical and theoretical analysis on voltage and time domain dynamic range of scaled CMOS circuits.", "DBLP authors": ["Kevin Ngari Muriithi", "Toru Nakura", "Kunihiro Asada"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868810", "OA papers": [{"PaperId": "https://openalex.org/W2144421022", "PaperTitle": "Numerical and theoretical analysis on voltage and time domain dynamic range of scaled CMOS circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 2.0, "Tokyo University of Information Sciences": 1.0}, "Authors": ["Kevin Ngari Muriithi", "Toru Nakura", "Kunihiro Asada"]}]}, {"DBLP title": "On the in-field test of Branch Prediction Units using the correlated predictor mechanism.", "DBLP authors": ["Marco Gaudesi", "S. Saleem", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "E. Tanowe"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868811", "OA papers": [{"PaperId": "https://openalex.org/W2109525504", "PaperTitle": "On the in-field test of Branch Prediction Units using the correlated predictor mechanism", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Marco Gaudesi", "Salman Saleem", "E. J. Sanchez", "M. Sonza Reorda", "E. Tanowe"]}]}, {"DBLP title": "FPGA architectures of the quantization and the dequantization for video encoders.", "DBLP authors": ["Grzegorz Pastuszak"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868812", "OA papers": [{"PaperId": "https://openalex.org/W2108698953", "PaperTitle": "FPGA architectures of the quantization and the dequantization for video encoders", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Warsaw University of Technology": 1.0}, "Authors": ["Grzegorz Pastuszak"]}]}, {"DBLP title": "An efficient hardware architecture for inter-prediction in H.264/AVC encoders.", "DBLP authors": ["Nam-Khanh Dang", "Xuan-Tu Tran", "Alain Merirot"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868813", "OA papers": [{"PaperId": "https://openalex.org/W2121117760", "PaperTitle": "An efficient hardware architecture for inter-prediction in H.264/AVC encoders", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"VNU University of Science": 2.0, "University Paris Sud XI, 91192 Gif-sur-Yvette Cedex, France": 1.0}, "Authors": ["Nam-Khanh Dang", "Xuan-Tu Tran", "Alain Merirot"]}]}, {"DBLP title": "An intra-cell defect grading tool.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "Arnaud Virazel", "S. Bernabovi", "Paolo Bernardi"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868814", "OA papers": [{"PaperId": "https://openalex.org/W2120480871", "PaperTitle": "An intra-cell defect grading tool", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"LIRMM-UM2/CNRS, France#TAB#": 5.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "Arnaud Virazel", "S. Bernabovi", "Paolo Bernardi"]}]}, {"DBLP title": "Heuristic algorithm of two-level minimization of fuzzy logic functions.", "DBLP authors": ["Andrzej Wielgus"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868815", "OA papers": [{"PaperId": "https://openalex.org/W2119564123", "PaperTitle": "Heuristic algorithm of two-level minimization of fuzzy logic functions", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology": 1.0}, "Authors": ["Andrzej Wielgus"]}]}, {"DBLP title": "Verifying robust frequency domain properties of non linear oscillators using SMT.", "DBLP authors": ["Hafiz ul Asad", "Kevin D. Jones", "Fr\u00e9d\u00e9ric Surre"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868816", "OA papers": [{"PaperId": "https://openalex.org/W2149444066", "PaperTitle": "Verifying robust frequency domain properties of non linear oscillators using SMT", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"London Business School": 1.0, "City, University of London": 2.0}, "Authors": ["Hafiz ul Asad", "Kevin C. Jones", "Frederic Surre"]}]}, {"DBLP title": "Modeling and analysis of cracked through silicon via (TSV) interconnections.", "DBLP authors": ["Vasileios Gerakis", "Christina Avdikou", "Alexandros Liolios", "Alkis A. Hatzopoulos"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868817", "OA papers": [{"PaperId": "https://openalex.org/W2138185457", "PaperTitle": "Modeling and analysis of cracked through silicon via (TSV) interconnections", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aristotle University of Thessaloniki": 4.0}, "Authors": ["Vasileios Gerakis", "Christina Avdikou", "Alexandros Liolios", "Alkis A. Hatzopoulos"]}]}, {"DBLP title": "Case study: BISR for a processor multiplier.", "DBLP authors": ["Andrej Kincel", "Marcel Bal\u00e1z"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868818", "OA papers": [{"PaperId": "https://openalex.org/W2122053952", "PaperTitle": "Case study: BISR for a processor multiplier", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["A. Kincel", "Marcel Balaz"]}]}, {"DBLP title": "Efficient VHDL implementation of symbol synchronization for software radio based on FPGA.", "DBLP authors": ["Pavel Fiala", "Richard Linhart"], "year": 2014, "doi": "https://doi.org/10.1109/DDECS.2014.6868819", "OA papers": [{"PaperId": "https://openalex.org/W2098303279", "PaperTitle": "Efficient VHDL implementation of symbol synchronization for software radio based on FPGA", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of West Bohemia": 2.0}, "Authors": ["Pavel Fiala", "Richard Linhart"]}]}]