sv work ../../../../../../rtl/verilog/axi4/core/mpsoc_axi4_mpram.sv

sv work ../../../../../../bench/verilog/tests/core/axi4/mpsoc_mpram_testbench.sv
