Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 23 09:05:44 2023
| Host         : Gonglingyu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.590        0.000                      0                51930        0.007        0.000                      0                51930        3.750        0.000                       0                 19719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.590        0.000                      0                51930        0.007        0.000                      0                51930        3.750        0.000                       0                 19719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 0.580ns (6.438%)  route 8.429ns (93.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.429    12.083    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_rst_n
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124    12.207 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_i_1__0/O
                         net (fo=1, routed)           0.000    12.207    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_i_1__0_n_1
    SLICE_X12Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.580    12.759    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X12Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X12Y5          FDRE (Setup_fdre_C_D)        0.077    12.797    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 7.203ns (78.844%)  route 1.933ns (21.156%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.845     3.139    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      5.368     8.507 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[4]
                         net (fo=3, routed)           0.650     9.157    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_102
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     9.281 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10/O
                         net (fo=2, routed)           0.682     9.963    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10_n_1
    SLICE_X18Y1          LUT5 (Prop_lut5_I1_O)        0.152    10.115 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_4/O
                         net (fo=2, routed)           0.601    10.715    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[0]
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.348    11.063 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.063    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_50
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.595    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0_n_1
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.709    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1_n_1
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.823    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2_n_1
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.937    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3_n_1
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.051 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__4_n_1
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.274 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.274    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2[25]
    SLICE_X17Y6          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.580    12.759    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X17Y6          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[25]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y6          FDRE (Setup_fdre_C_D)        0.062    12.897    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[25]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 7.200ns (78.837%)  route 1.933ns (21.163%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.845     3.139    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      5.368     8.507 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[4]
                         net (fo=3, routed)           0.650     9.157    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_102
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     9.281 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10/O
                         net (fo=2, routed)           0.682     9.963    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10_n_1
    SLICE_X18Y1          LUT5 (Prop_lut5_I1_O)        0.152    10.115 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_4/O
                         net (fo=2, routed)           0.601    10.715    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[0]
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.348    11.063 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.063    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_50
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.595    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0_n_1
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.709    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1_n_1
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.823    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2_n_1
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.937    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3_n_1
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.271 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.271    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2[22]
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.580    12.759    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[22]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)        0.062    12.897    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[22]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 0.580ns (6.542%)  route 8.286ns (93.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.286    11.940    base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/ap_rst_n
    SLICE_X46Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.064 r  base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_i_1__15/O
                         net (fo=1, routed)           0.000    12.064    base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_i_1__15_n_1
    SLICE_X46Y12         FDRE                                         r  base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.490    12.670    base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/ap_clk
    SLICE_X46Y12         FDRE                                         r  base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_reg/C
                         clock pessimism              0.115    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)        0.077    12.707    base_i/sobel_accel_1/inst/sobel_y_data_stream_s_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 7.179ns (78.788%)  route 1.933ns (21.212%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.845     3.139    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      5.368     8.507 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[4]
                         net (fo=3, routed)           0.650     9.157    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_102
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     9.281 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10/O
                         net (fo=2, routed)           0.682     9.963    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10_n_1
    SLICE_X18Y1          LUT5 (Prop_lut5_I1_O)        0.152    10.115 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_4/O
                         net (fo=2, routed)           0.601    10.715    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[0]
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.348    11.063 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.063    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_50
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.595    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0_n_1
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.709    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1_n_1
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.823    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2_n_1
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.937    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3_n_1
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.250 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.250    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2[24]
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.580    12.759    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[24]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)        0.062    12.897    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[24]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.580ns (6.607%)  route 8.198ns (93.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.198    11.852    base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/ap_rst_n
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.976 r  base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_i_1__14/O
                         net (fo=1, routed)           0.000    11.976    base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_i_1__14_n_1
    SLICE_X48Y10         FDRE                                         r  base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.491    12.670    base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/ap_clk
    SLICE_X48Y10         FDRE                                         r  base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_reg/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.029    12.660    base_i/sobel_accel_1/inst/sobel_x_data_stream_s_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 7.105ns (78.614%)  route 1.933ns (21.386%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.845     3.139    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      5.368     8.507 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[4]
                         net (fo=3, routed)           0.650     9.157    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_102
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     9.281 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10/O
                         net (fo=2, routed)           0.682     9.963    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry_i_10_n_1
    SLICE_X18Y1          LUT5 (Prop_lut5_I1_O)        0.152    10.115 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_4/O
                         net (fo=2, routed)           0.601    10.715    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[0]
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.348    11.063 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1111_p2__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.063    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_50
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.595    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__0_n_1
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.709    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__1_n_1
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.823    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__2_n_1
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.937    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__3_n_1
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.176 r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2__1_carry__4/O[2]
                         net (fo=1, routed)           0.000    12.176    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1111_p2[23]
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.580    12.759    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X17Y5          FDRE                                         r  base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[23]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)        0.062    12.897    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1548_reg[23]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 0.580ns (6.580%)  route 8.234ns (93.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.234    11.888    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/ap_rst_n
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.012 r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_i_1__10/O
                         net (fo=1, routed)           0.000    12.012    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_i_1__10_n_1
    SLICE_X31Y6          FDRE                                         r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.571    12.750    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/ap_clk
    SLICE_X31Y6          FDRE                                         r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_reg/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.029    12.740    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.580ns (6.579%)  route 8.236ns (93.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.236    11.890    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/ap_rst_n
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.014 r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_i_1__10/O
                         net (fo=1, routed)           0.000    12.014    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_i_1__10_n_1
    SLICE_X31Y6          FDRE                                         r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.571    12.750    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/ap_clk
    SLICE_X31Y6          FDRE                                         r  base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_reg/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.031    12.742    base_i/sobel_accel_1/inst/gray1_data_stream_0_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.580ns (6.575%)  route 8.242ns (93.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.904     3.198    base_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  base_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         8.242    11.896    base_i/sobel_accel_1/inst/blurred_data_stream_s_U/ap_rst_n
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_i_1__9/O
                         net (fo=1, routed)           0.000    12.020    base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_i_1__9_n_1
    SLICE_X19Y8          FDRE                                         r  base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       1.579    12.759    base_i/sobel_accel_1/inst/blurred_data_stream_s_U/ap_clk
    SLICE_X19Y8          FDRE                                         r  base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X19Y8          FDRE (Setup_fdre_C_D)        0.029    12.748    base_i/sobel_accel_1/inst/blurred_data_stream_s_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.898%)  route 0.187ns (50.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.580     0.916    base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/aclk
    SLICE_X63Y52         FDRE                                         r  base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1126]/Q
                         net (fo=1, routed)           0.187     1.243    base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1126]
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.288 r  base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i[1126]_i_1/O
                         net (fo=1, routed)           0.000     1.288    base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i[1126]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.854     1.220    base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/aclk
    SLICE_X61Y49         FDRE                                         r  base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1126]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.091     1.281    base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.296%)  route 0.218ns (60.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.549     0.885    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X51Y87         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/Q
                         net (fo=2, routed)           0.218     1.243    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[26]
    SLICE_X49Y85         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.819     1.185    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X49Y85         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.071     1.221    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.178%)  route 0.183ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.548     0.884    base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X52Y85         FDRE                                         r  base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/Q
                         net (fo=6, routed)           0.183     1.194    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/D[17]
    SLICE_X48Y86         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.819     1.185    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X48Y86         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.017     1.167    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.074%)  route 0.176ns (57.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.545     0.881    base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X49Y78         FDRE                                         r  base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]/Q
                         net (fo=9, routed)           0.176     1.185    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[4]
    SLICE_X53Y77         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.807     1.173    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X53Y77         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.019     1.157    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.024%)  route 0.201ns (48.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.565     0.901    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X32Y49         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg_reg/Q
                         net (fo=1, routed)           0.201     1.265    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out_i_1/O
                         net (fo=1, routed)           0.000     1.310    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_mux_out
    SLICE_X32Y50         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.826     1.192    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X32Y50         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.120     1.282    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.558     0.894    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y43         FDRE                                         r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=8, routed)           0.204     1.239    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.829     1.195    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.208    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.558     0.894    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y43         FDRE                                         r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=8, routed)           0.204     1.239    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.829     1.195    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.208    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.558     0.894    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y43         FDRE                                         r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=8, routed)           0.204     1.239    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.829     1.195    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.208    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.558     0.894    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y43         FDRE                                         r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=8, routed)           0.204     1.239    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.829     1.195    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.208    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.558     0.894    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y43         FDRE                                         r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=8, routed)           0.204     1.239    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_1/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_1/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19736, routed)       0.829     1.195    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.208    base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/processing_system7_1/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X4Y7    base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X3Y5    base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0    base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1553_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1507_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y2    base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1507_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y4    base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1502_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y11   base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y9    base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y13   base_i/sobel_accel_1/inst/CvtColor_1_U0/mul_ln703_1_reg_392_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y67  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y60  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y56  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y56  base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



