<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="uvm findregisters" />
<meta name="abstract" content="Lists the set of HDL registers attached to the UVM register models in a design." />
<meta name="description" content="Lists the set of HDL registers attached to the UVM register models in a design." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ida538fad6-dcff-4569-abb0-4df91f73c4b5" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>uvm findregisters</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="uvm findregisters" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">uvm findregisters</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Prerequisites:</p>
<p class="p ContextMGC">Before using this command, do the following: </p>
<ul class="ul"><li class="li" id="id634a70d0-f1e5-4fd9-9994-1f7ea57564f5"><p class="p">Simulate
with <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a> -uvmcontrol=all
-classdebug.</p>
</li>
</ul>
<ul class="ul"><li class="li" id="id7f83de3c-60ff-4b62-93a4-f2313edbb970"><p class="p">Elaborate
the UVM testbench by executing the following command:</p>
</li>
</ul>
<p class="p ContextMGC"><p class="lines ApplCommand">   run 0</p>
</p>
<p class="shortdesc">Lists the
set of HDL registers attached to the UVM register models in a design.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">This command is one of a group of Tcl commands
useful for debugging UVM-based designs. You can find additional
information about the group of commands by entering uvm on the command
line. For help with a particular subcommand, enter uvm help &lt;subcommand&gt;.
Refer to the Related Topics below for links to the other subcommands.</p>
</div>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">uvm findregisters [<a class="xref fm:HeadingOnly" href="#ida538fad6-dcff-4569-abb0-4df91f73c4b5__id980c6de4-7749-4188-90e3-3d5d13207f73">-acc</a>] <a class="xref fm:HeadingOnly" href="#ida538fad6-dcff-4569-abb0-4df91f73c4b5__idc90c8fed-48e1-4fa0-83ff-497347fd98f4">&lt;uvm_reg_block_path&gt;</a></p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">You can use the list of HDL registers to create a file that allows
visibility into the register blocks after optimization.</p>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__idf45609aa-1a13-4e66-a605-141b2a6fe20f"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__idc90c8fed-48e1-4fa0-83ff-497347fd98f4">&lt;uvm_reg_block_path&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required)
Specifies the path to a UVM register block. You can specify the
path in the following ways: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__idfe506edf-160e-4bdd-89de-13ae195ecfc6"><p class="p Opt">UVM Path
— (default) Specify the UVM Path in the following format: &lt;string&gt;.&lt;string&gt;.&lt;string&gt;....&lt;uvm_component&gt;.
For example, uvm_test_top.middle.bottom0.my_obj. </p>
</li>
<li class="li ArgOption" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__iddfe99a04-5ee0-47f3-b69f-93279fa07690"><p class="p Opt">Simulation
Path — (if <a class="xref fm:HeadingOnly" href="Command_UvmMapmode_id721ace0a.html#id721ace0a-5d06-4bd9-8244-42f5c8dc4177__Command_UvmMapmode_id721ace0a.xml#id721ace0a-5d06-4bd9-8244-42f5c8dc4177" title="Sets the UVM path mapping mode for UVM commands.">uvm mapmode</a> is set to simulation-style) Specify
the Simulation Path, which is the hierarchical path mapping for
the UVM object within the sim:/uvm_root context, in the following format:
sim:/uvm_root/&lt;string&gt;/.../&lt;uvm_component&gt;. For example, sim:/uvm_root/uvm_test_top/middle/bottom0/my_obj.
The hierarchical simulation path is similar to a UVM Hierarchical
Path, except that path delimiters match the simulator's path delimiter
settings, and component names that do not conform to Verilog naming
rules may be changed to use Verilog escaped identifiers</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__id980c6de4-7749-4188-90e3-3d5d13207f73">-acc</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Returns the registers for the specified block in acc format for
use with <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> and <a class="xref fm:HeadingOnly" href="Command_Vopt_iddd90284e.html#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__Command_Vopt_iddd90284e.xml#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">You can
save the output of this command to a file with the command <span class="ph FontProperty shellcommand">exec echo [uvm findregisters -acc &lt;uvm_reg_block_path&gt;] &gt; regaccfile.f</span></p>
</div>
</dd>
</dl>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__id9a4b7a69-2c00-42f3-84e2-21f10d91c9da"><p class="p">List all
registers under the register block dut_rm in acc format.</p>
<p class="lines ApplCommand">   uvm findregisters -acc sim:/uvm_root/uvm_test_top/dut_rm</p>
</li>
<li class="li" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__idf30c90cf-5bc6-41d8-8f87-a00556e01821"><p class="p">Returns:</p>
<pre class="pre codeblock leveled"><code>+acc=rn+/testbench/i_dut/apply_holding_reg 
+acc=rn+/testbench/i_dut/back_reg 
+acc=rn+/testbench/i_dut/cfg1 
+acc=rn+/testbench/i_dut/cfg2 
+acc=rn+/testbench/i_dut/data_reg 
+acc=rn+/testbench/i_dut/front_reg 
+acc=rn+/testbench/i_dut/go_bit 
+acc=rn+/testbench/i_dut/holding_reg 
+acc=rn+/testbench/i_dut/my_vector 
+acc=rn+/testbench/i_dut/regA 
+acc=rn+/testbench/i_dut/regB 
+acc=rn+/testbench/i_dut/status_reg 
+acc=rn+/testbench/i_dut/thirtytwobit</code></pre></li>
<li class="li" id="ida538fad6-dcff-4569-abb0-4df91f73c4b5__ideccbe48f-afa7-4df5-91b8-80b0e1b5d24b"><p class="p">Save the
list of registers under the register block dut_rm in acc format
to the file <span class="ph filepath italic">uvm_accfile.f</span>. </p>
<p class="lines ApplCommand leveled">exec echo {uvm findregisters -acc / sim:/uvm_root/uvm_test_top/dut_rm} &gt; uvm_accfile.f</p>
</li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsNZ_id3dbfc077e.html" title="This chapter describes Questa SIM commands, listed alphabetically from N through Z, that you can enter either on the command line of the Main window or in a DO file.">Commands (N - Z)</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Command_UvmCall_id651f1a7c.html#id651f1a7c-88bf-4060-bced-13c490719519__" title="Calls a SystemVerilog UVM function, either from the uvm_pkg or in a user’s UVM test bench code.">uvm call</a></div>
<div><a class="link" href="../topics/Command_UvmConfigtracing_idf8cc4a96.html#idf8cc4a96-2b3f-4d8e-85c8-50a4c41997cf__" title="Enables or disables printing of configuration database reads and writes to the transcript as they occur.">uvm configtracing</a></div>
<div><a class="link" href="../topics/Command_UvmDisplayobjections_id096892c1.html#id096892c1-392c-4136-9165-096a50463889__" title="Returns the current objections to the transcript. If no argument is supplied, display objections for uvm_top.">uvm displayobjections</a></div>
<div><a class="link" href="../topics/Command_UvmFindsequences_id065131da.html#id065131da-13bd-42c9-8191-0ce653bc626c__" title="Returns the active sequences under a specified sequencer. Returns all active sequences when specified without arguments.">uvm findsequences</a></div>
<div><a class="link" href="../topics/Command_UvmHandle_id9a57a065.html#id9a57a065-b8fb-49c1-b8cc-f9d47ee86329__" title="Returns the simulation handle (class instance identifier or CIID) of the specified UVM object to the transcript.">uvm handle</a></div>
<div><a class="link" href="../topics/Command_UvmMapmode_id721ace0a.html#id721ace0a-5d06-4bd9-8244-42f5c8dc4177__" title="Sets the UVM path mapping mode for UVM commands.">uvm mapmode</a></div>
<div><a class="link" href="../topics/Command_UvmPrintconfig_idbb5e9963.html#idbb5e9963-a087-4f53-b193-fa2ae9a447c0__" title="Returns configuration information matching a specified component and/or access information for a specified configuration object variable to the transcript.">uvm printconfig</a></div>
<div><a class="link" href="../topics/Command_UvmPrintfactory_idacd198a9.html#idacd198a9-8287-4236-9481-2df9d204fc91__" title="Returns UVM global factory information to the transcript. Does not take any arguments.">uvm printfactory</a></div>
<div><a class="link" href="../topics/Command_UvmPrintstreams_id2f79d4ab.html#id2f79d4ab-070f-43d3-a2d6-72d32d2c8331__" title="Returns a list of streams (transaction objects) to the transcript.">uvm printstreams</a></div>
<div><a class="link" href="../topics/Command_UvmPrinttopology_id5a8ef843.html#id5a8ef843-1ca8-4349-9237-62c998b48541__" title="Returns the UVM global testbench topology to the transcript. Does not take any arguments.">uvm printtopology</a></div>
<div><a class="link" href="../topics/Command_UvmSetverbosity_id9a9b2d9a.html#id9a9b2d9a-7689-464b-92ff-add5ff7ff827__" title="Sets the global reporting verbosity.">uvm setverbosity</a></div>
<div><a class="link" href="../topics/Command_UvmSimpath_id77e69924.html#id77e69924-87b1-4482-a7d3-f47ab3e3ad86__" title="Maps the path of a UVM hierarchical component to a simulator &#34;/uvm_root&#34; context hierarchy string.">uvm simpath</a></div>
<div><a class="link" href="../topics/Command_UvmTraceobjections_id803871af.html#id803871af-ed16-41a1-b095-941e365a7c77__" title="Enables or disables objections tracing for a specified UVM component instance.">uvm traceobjections</a></div>
<div><a class="link" href="../topics/Command_UvmUvmpath_id9a5f1f16.html#id9a5f1f16-7eb7-4bfc-939c-5321c898a849__" title="Maps the path of a UVM component represented in the simulator &#34;/uvm_root&#34; hierarchy or in handle form back into a UVM full path name, similar to that returned from a UVM &#34;get_full_name&#34; function.">uvm uvmpath</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "uvm findregisters"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_UvmFindregisters_ida538fad6.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>