# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name query_0_val1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_0_val1 \
    op interface \
    ports { query_0_val1 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name query_1_val2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_1_val2 \
    op interface \
    ports { query_1_val2 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name query_2_val3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_2_val3 \
    op interface \
    ports { query_2_val3 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name query_3_val4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_3_val4 \
    op interface \
    ports { query_3_val4 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name query_4_val5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_4_val5 \
    op interface \
    ports { query_4_val5 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name query_5_val6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_5_val6 \
    op interface \
    ports { query_5_val6 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name query_6_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_6_val7 \
    op interface \
    ports { query_6_val7 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name query_7_val8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_7_val8 \
    op interface \
    ports { query_7_val8 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name query_8_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_8_val9 \
    op interface \
    ports { query_8_val9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name query_9_val10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_9_val10 \
    op interface \
    ports { query_9_val10 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name query_10_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_10_val11 \
    op interface \
    ports { query_10_val11 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name query_11_val12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_11_val12 \
    op interface \
    ports { query_11_val12 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name query_12_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_12_val13 \
    op interface \
    ports { query_12_val13 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name query_13_val14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_13_val14 \
    op interface \
    ports { query_13_val14 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name query_14_val15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_14_val15 \
    op interface \
    ports { query_14_val15 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name query_15_val16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_15_val16 \
    op interface \
    ports { query_15_val16 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name query_16_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_16_val17 \
    op interface \
    ports { query_16_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name query_17_val18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_17_val18 \
    op interface \
    ports { query_17_val18 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name query_18_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_18_val19 \
    op interface \
    ports { query_18_val19 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name query_19_val20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_19_val20 \
    op interface \
    ports { query_19_val20 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name query_20_val21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_20_val21 \
    op interface \
    ports { query_20_val21 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name query_21_val22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_21_val22 \
    op interface \
    ports { query_21_val22 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name query_22_val23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_22_val23 \
    op interface \
    ports { query_22_val23 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name query_23_val24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_23_val24 \
    op interface \
    ports { query_23_val24 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name query_24_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_24_val25 \
    op interface \
    ports { query_24_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name query_25_val26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_25_val26 \
    op interface \
    ports { query_25_val26 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name query_26_val27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_26_val27 \
    op interface \
    ports { query_26_val27 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name query_27_val28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_27_val28 \
    op interface \
    ports { query_27_val28 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name query_28_val29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_28_val29 \
    op interface \
    ports { query_28_val29 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name query_29_val30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_29_val30 \
    op interface \
    ports { query_29_val30 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name query_30_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_30_val31 \
    op interface \
    ports { query_30_val31 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name query_31_val32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_31_val32 \
    op interface \
    ports { query_31_val32 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name key_0_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_0_val33 \
    op interface \
    ports { key_0_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name key_1_val34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_1_val34 \
    op interface \
    ports { key_1_val34 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name key_2_val35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_2_val35 \
    op interface \
    ports { key_2_val35 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name key_3_val36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_3_val36 \
    op interface \
    ports { key_3_val36 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name key_4_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_4_val37 \
    op interface \
    ports { key_4_val37 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name key_5_val38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_5_val38 \
    op interface \
    ports { key_5_val38 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name key_6_val39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_6_val39 \
    op interface \
    ports { key_6_val39 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name key_7_val40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_7_val40 \
    op interface \
    ports { key_7_val40 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name key_8_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_8_val41 \
    op interface \
    ports { key_8_val41 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name key_9_val42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_9_val42 \
    op interface \
    ports { key_9_val42 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name key_10_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_10_val43 \
    op interface \
    ports { key_10_val43 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name key_11_val44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_11_val44 \
    op interface \
    ports { key_11_val44 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name key_12_val45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_12_val45 \
    op interface \
    ports { key_12_val45 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name key_13_val46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_13_val46 \
    op interface \
    ports { key_13_val46 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name key_14_val47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_14_val47 \
    op interface \
    ports { key_14_val47 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name key_15_val48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_15_val48 \
    op interface \
    ports { key_15_val48 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name key_16_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_16_val49 \
    op interface \
    ports { key_16_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name key_17_val50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_17_val50 \
    op interface \
    ports { key_17_val50 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name key_18_val51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_18_val51 \
    op interface \
    ports { key_18_val51 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name key_19_val52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_19_val52 \
    op interface \
    ports { key_19_val52 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name key_20_val53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_20_val53 \
    op interface \
    ports { key_20_val53 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name key_21_val54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_21_val54 \
    op interface \
    ports { key_21_val54 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name key_22_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_22_val55 \
    op interface \
    ports { key_22_val55 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name key_23_val56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_23_val56 \
    op interface \
    ports { key_23_val56 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name key_24_val57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_24_val57 \
    op interface \
    ports { key_24_val57 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name key_25_val58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_25_val58 \
    op interface \
    ports { key_25_val58 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name key_26_val59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_26_val59 \
    op interface \
    ports { key_26_val59 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name key_27_val60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_27_val60 \
    op interface \
    ports { key_27_val60 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name key_28_val61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_28_val61 \
    op interface \
    ports { key_28_val61 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name key_29_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_29_val62 \
    op interface \
    ports { key_29_val62 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name key_30_val63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_30_val63 \
    op interface \
    ports { key_30_val63 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name key_31_val64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_31_val64 \
    op interface \
    ports { key_31_val64 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name value_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val \
    op interface \
    ports { value_0_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name value_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val \
    op interface \
    ports { value_1_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name value_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val \
    op interface \
    ports { value_2_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name value_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val \
    op interface \
    ports { value_3_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name value_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val \
    op interface \
    ports { value_4_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name value_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val \
    op interface \
    ports { value_5_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name value_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val \
    op interface \
    ports { value_6_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name value_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val \
    op interface \
    ports { value_7_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name value_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val \
    op interface \
    ports { value_8_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name value_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val \
    op interface \
    ports { value_9_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name value_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val \
    op interface \
    ports { value_10_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name value_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val \
    op interface \
    ports { value_11_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name value_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val \
    op interface \
    ports { value_12_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name value_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val \
    op interface \
    ports { value_13_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name value_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val \
    op interface \
    ports { value_14_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name value_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val \
    op interface \
    ports { value_15_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name padding_mask_0_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_0_val65 \
    op interface \
    ports { padding_mask_0_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name padding_mask_1_val66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_1_val66 \
    op interface \
    ports { padding_mask_1_val66 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name padding_mask_2_val67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_2_val67 \
    op interface \
    ports { padding_mask_2_val67 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name padding_mask_3_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_3_val68 \
    op interface \
    ports { padding_mask_3_val68 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


