// Seed: 988884235
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = (1);
  logic id_3;
  logic id_4;
  logic id_5;
  wor   id_6;
  assign id_6[1 : 1] = 1'b0;
endmodule
