Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 20:45:04 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.244        0.000                      0                  472        0.047        0.000                      0                  472        3.750        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.244        0.000                      0                  472        0.047        0.000                      0                  472        3.750        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.119ns (25.484%)  route 3.272ns (74.516%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.633     5.154    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.875     6.448    U_STOPWATCH_DP/U_clk_div/count_reg_reg_n_0_[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     6.747 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10/O
                         net (fo=1, routed)           0.569     7.316    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.124     7.440 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6/O
                         net (fo=1, routed)           0.443     7.882    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124     8.006 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_3/O
                         net (fo=24, routed)          0.885     8.891    U_STOPWATCH_DP/U_clk_div/count_reg_reg[22]_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.153     9.044 r  U_STOPWATCH_DP/U_clk_div/count_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.501     9.545    U_STOPWATCH_DP/U_clk_div/p_1_in[1]
    SLICE_X0Y14          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.514    14.855    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.308    14.789    U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.484ns (32.763%)  route 3.046ns (67.237%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.564     5.085    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.889     6.492    U_UART_FIFO_TOP/U_tick_gen/state[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.153     6.645 r  U_UART_FIFO_TOP/U_tick_gen/bit_count_reg[2]_i_4/O
                         net (fo=2, routed)           0.356     7.001    U_UART_FIFO_TOP/u_UART_Rx/bit_count_reg_reg[0]_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.331     7.332 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.612     7.944    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I3_O)        0.150     8.094 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_1/O
                         net (fo=3, routed)           0.621     8.715    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[7]
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.332     9.047 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.568     9.615    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y14          FDCE (Setup_fdce_C_D)       -0.016    15.034    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.112ns (51.991%)  route 1.950ns (48.009%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.627     5.148    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.385    U_UART_FIFO_TOP/U_UART_CU/timeout_counter[1]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.213 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.213    U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.327    U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.441    U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry__1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.775 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter0_carry__2/O[1]
                         net (fo=1, routed)           1.132     8.907    U_UART_FIFO_TOP/U_UART_CU/data0[14]
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.303     9.210 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.210    U_UART_FIFO_TOP/U_UART_CU/timeout_counter[14]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.509    14.850    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[14]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.031    15.106    U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.247ns (30.173%)  route 2.886ns (69.827%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.558     5.079    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/rptr_reg_reg[1]/Q
                         net (fo=18, routed)          1.609     7.167    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRA1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.317     7.484 f  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/O
                         net (fo=2, routed)           0.851     8.335    U_UART_FIFO_TOP/U_UART_CU/D[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.328     8.663 r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg1_inferred__0/is_run_cmd_i_2/O
                         net (fo=1, routed)           0.425     9.088    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg1_inferred__0/is_run_cmd_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.212 r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg1_inferred__0/is_run_cmd_i_1/O
                         net (fo=1, routed)           0.000     9.212    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg1_inferred__0/is_run_cmd_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.510    14.851    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)        0.077    15.153    U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.152ns (32.293%)  route 2.415ns (67.707%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.564     5.085    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.889     6.492    U_UART_FIFO_TOP/U_tick_gen/state[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.153     6.645 r  U_UART_FIFO_TOP/U_tick_gen/bit_count_reg[2]_i_4/O
                         net (fo=2, routed)           0.356     7.001    U_UART_FIFO_TOP/u_UART_Rx/bit_count_reg_reg[0]_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.331     7.332 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.665     7.997    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I1_O)        0.150     8.147 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.506     8.653    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[3]
    SLICE_X11Y17         FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.443    14.784    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y17         FDCE (Setup_fdce_C_CE)      -0.407    14.602    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.152ns (32.895%)  route 2.350ns (67.105%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.564     5.085    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.889     6.492    U_UART_FIFO_TOP/U_tick_gen/state[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.153     6.645 r  U_UART_FIFO_TOP/U_tick_gen/bit_count_reg[2]_i_4/O
                         net (fo=2, routed)           0.356     7.001    U_UART_FIFO_TOP/u_UART_Rx/bit_count_reg_reg[0]_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.331     7.332 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.612     7.944    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I3_O)        0.150     8.094 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_1/O
                         net (fo=3, routed)           0.494     8.587    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[7]
    SLICE_X11Y18         FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.441    14.782    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y18         FDCE (Setup_fdce_C_CE)      -0.413    14.594    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.484ns (36.826%)  route 2.546ns (63.174%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.564     5.085    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.889     6.492    U_UART_FIFO_TOP/U_tick_gen/state[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.153     6.645 r  U_UART_FIFO_TOP/U_tick_gen/bit_count_reg[2]_i_4/O
                         net (fo=2, routed)           0.356     7.001    U_UART_FIFO_TOP/u_UART_Rx/bit_count_reg_reg[0]_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.331     7.332 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.612     7.944    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I3_O)        0.150     8.094 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_1/O
                         net (fo=3, routed)           0.689     8.783    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[7]
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.332     9.115 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.115    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y14          FDCE (Setup_fdce_C_D)        0.077    15.127    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.992ns (25.351%)  route 2.921ns (74.649%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.626     5.147    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           1.097     6.663    U_UART_FIFO_TOP/U_UART_CU/timeout_counter[8]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.297     6.960 r  U_UART_FIFO_TOP/U_UART_CU/state[1]_i_4/O
                         net (fo=2, routed)           0.826     7.786    U_UART_FIFO_TOP/U_UART_CU/state[1]_i_4_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter[15]_i_2/O
                         net (fo=15, routed)          0.998     8.908    U_UART_FIFO_TOP/U_UART_CU/timeout_counter[15]_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.152     9.060 r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.060    U_UART_FIFO_TOP/U_UART_CU/timeout_counter[1]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.510    14.851    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.075    15.164    U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_clk_div/count_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.090ns (28.558%)  route 2.727ns (71.442%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.633     5.154    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.875     6.448    U_STOPWATCH_DP/U_clk_div/count_reg_reg_n_0_[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     6.747 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10/O
                         net (fo=1, routed)           0.569     7.316    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.124     7.440 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6/O
                         net (fo=1, routed)           0.443     7.882    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124     8.006 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_3/O
                         net (fo=24, routed)          0.841     8.847    U_STOPWATCH_DP/U_clk_div/count_reg_reg[22]_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.124     8.971 r  U_STOPWATCH_DP/U_clk_div/count_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     8.971    U_STOPWATCH_DP/U_clk_div/p_1_in[21]
    SLICE_X1Y17          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.511    14.852    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.032    15.123    U_STOPWATCH_DP/U_clk_div/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_clk_div/count_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.090ns (28.580%)  route 2.724ns (71.420%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.633     5.154    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.875     6.448    U_STOPWATCH_DP/U_clk_div/count_reg_reg_n_0_[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     6.747 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10/O
                         net (fo=1, routed)           0.569     7.316    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.124     7.440 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6/O
                         net (fo=1, routed)           0.443     7.882    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124     8.006 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_3/O
                         net (fo=24, routed)          0.838     8.844    U_STOPWATCH_DP/U_clk_div/count_reg_reg[22]_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  U_STOPWATCH_DP/U_clk_div/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.968    U_STOPWATCH_DP/U_clk_div/p_1_in[18]
    SLICE_X1Y17          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.511    14.852    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.031    15.122    U_STOPWATCH_DP/U_clk_div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.469    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.229     1.839    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.982    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.294     1.877    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.828     1.955    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.786    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.294     1.877    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.828     1.955    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.786    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    U_Btn_DB_CLEAR/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y15    U_Btn_DB_RUN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y19    U_FND_CTRL/U_clk_divider/r_clk_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    U_FND_CTRL/U_clk_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y21    U_FND_CTRL/U_clk_divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y21    U_FND_CTRL/U_clk_divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y21    U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    U_FND_CTRL/U_clk_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    U_FND_CTRL/U_clk_divider/r_counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y18    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK



