// Verilog instantiation template created from schematic E:\homework\susica\susica\work14\My74LS161\scoreboard_sch.sch - Sun Jan 13 18:08:46 2019
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   scoreboard_sch UUT (
		.num(    ), 
		.SW(    ), 
		.clkdiv(    ), 
		.SEGMENT(    ), 
		.BN(    ), 
		.K_ROW(    ), 
		.AN(    )
   );
