-- VHDL for IBM SMS ALD page 12.13.03.1
-- Title: I RING ADVANCE AND RESET CTRL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/2/2020 4:31:09 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_I_RING_CTRL:	 in STD_LOGIC;
		MS_UNITS_CTRL_LATCH:	 in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		PS_ARS_NO_OP:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		MS_SPL_ADV_CTRL_LAT:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		PS_I_RING_RESET:	 out STD_LOGIC;
		MS_I_RING_ADV:	 out STD_LOGIC);
end ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL;

architecture behavioral of ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_F: STD_LOGIC;
	signal OUT_2B_L: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_5F_P: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(PS_LOGIC_GATE_B_1 AND OUT_5C_D );
	OUT_3B_F <= NOT(OUT_5B_NoPin AND MS_PROGRAM_RESET_1 );
	OUT_2B_L <= OUT_3B_F;
	OUT_5C_D <= NOT(MS_UNITS_CTRL_LATCH AND MS_I_RING_CTRL AND MS_INTR_BRANCH_DOT_B_CYCLE_CTRL );
	OUT_5F_P <= NOT(PS_ARS_NO_OP AND MS_1401_MODE_1 );
	OUT_4G_NoPin <= NOT(OUT_5F_P AND PS_LOGIC_GATE_B_1 AND PS_I_CYCLE_CTRL );
	OUT_3G_D <= NOT(OUT_4G_NoPin AND MS_SPL_ADV_CTRL_LAT );
	OUT_2G_C <= NOT OUT_3G_D;
	OUT_2H_B <= NOT PS_2ND_CLOCK_PULSE_3_JRJ;
	OUT_DOT_2G <= OUT_2G_C OR OUT_2H_B;

	PS_I_RING_RESET <= OUT_2B_L;
	MS_I_RING_ADV <= OUT_DOT_2G;


end;
