
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.8.743
   Kernels:                SpMV
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          3b8d9a07-cf3f-4aca-ab35-f6877eaa5f1b
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 221 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: SpMV

Definition
----------
   Signature: SpMV (uint64_v* A_0, uint64_v* A_1, uint64_v* A_2, uint64_v* A_3, uint64_v* A_4, uint64_v* A_5, uint64_v* A_6, uint64_v* A_7, uint64_v* A_8, uint64_v* A_9, uint64_v* A_10, uint64_v* A_11, uint64_v* A_12, uint64_v* A_13, uint64_v* A_14, uint64_v* A_15, float_v16* b, float_v16* c_in_0, float_v16* c_in_1, float_v16* c_out_0, float_v16* c_out_1, const float alpha, const float beta, const uint32_t num_rows_per_pe, const uint32_t num_cols_16, const uint16_t num_tiles_r, const uint16_t num_tiles_c, const uint32_t num_tiles, const uint32_t len, const uint16_t rp_time, const _Bool USE_DOUBLE_BUFFER)

Ports
-----
   Port:          m_axi_A_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_8
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_9
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_10
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_11
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_12
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_13
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_14
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_15
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_b
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        SpMV
   Base Address: 0x1800000

   Argument:          A_0
   Register Offset:   0x10
   Port:              m_axi_A_0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          A_1
   Register Offset:   0x1c
   Port:              m_axi_A_1
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          A_2
   Register Offset:   0x28
   Port:              m_axi_A_2
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          A_3
   Register Offset:   0x34
   Port:              m_axi_A_3
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          A_4
   Register Offset:   0x40
   Port:              m_axi_A_4
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          A_5
   Register Offset:   0x4c
   Port:              m_axi_A_5
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          A_6
   Register Offset:   0x58
   Port:              m_axi_A_6
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          A_7
   Register Offset:   0x64
   Port:              m_axi_A_7
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          A_8
   Register Offset:   0x70
   Port:              m_axi_A_8
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          A_9
   Register Offset:   0x7c
   Port:              m_axi_A_9
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          A_10
   Register Offset:   0x88
   Port:              m_axi_A_10
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          A_11
   Register Offset:   0x94
   Port:              m_axi_A_11
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          A_12
   Register Offset:   0xa0
   Port:              m_axi_A_12
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          A_13
   Register Offset:   0xac
   Port:              m_axi_A_13
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          A_14
   Register Offset:   0xb8
   Port:              m_axi_A_14
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          A_15
   Register Offset:   0xc4
   Port:              m_axi_A_15
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          b
   Register Offset:   0xd0
   Port:              m_axi_b
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          c_in_0
   Register Offset:   0xdc
   Port:              m_axi_c_in_0
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          c_in_1
   Register Offset:   0xe8
   Port:              m_axi_c_in_1
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          c_out_0
   Register Offset:   0xf4
   Port:              m_axi_c_out_0
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          c_out_1
   Register Offset:   0x100
   Port:              m_axi_c_out_1
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          alpha
   Register Offset:   0x10c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          beta
   Register Offset:   0x114
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_rows_per_pe
   Register Offset:   0x11c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_cols_16
   Register Offset:   0x124
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles_r
   Register Offset:   0x12c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles_c
   Register Offset:   0x134
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles
   Register Offset:   0x13c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          len
   Register Offset:   0x144
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          rp_time
   Register Offset:   0x14c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          USE_DOUBLE_BUFFER
   Register Offset:   0x154
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config /localhdd/mba151/pasta_builds_gen/pe128_all_1/link_config.ini --connectivity.nk SpMV:1:SpMV --connectivity.sp SpMV.b:HBM[0] --connectivity.sp SpMV.A_0:HBM[1] --connectivity.sp SpMV.A_1:HBM[2] --connectivity.sp SpMV.A_2:HBM[3] --connectivity.sp SpMV.A_3:HBM[4] --connectivity.sp SpMV.A_4:HBM[5] --connectivity.sp SpMV.A_5:HBM[6] --connectivity.sp SpMV.A_6:HBM[7] --connectivity.sp SpMV.A_7:HBM[8] --connectivity.sp SpMV.A_8:HBM[17] --connectivity.sp SpMV.A_9:HBM[18] --connectivity.sp SpMV.A_10:HBM[19] --connectivity.sp SpMV.A_11:HBM[20] --connectivity.sp SpMV.A_12:HBM[21] --connectivity.sp SpMV.A_13:HBM[22] --connectivity.sp SpMV.A_14:HBM[23] --connectivity.sp SpMV.A_15:HBM[24] --connectivity.sp SpMV.c_in_0:HBM[28] --connectivity.sp SpMV.c_in_1:HBM[30] --connectivity.sp SpMV.c_out_0:HBM[29] --connectivity.sp SpMV.c_out_1:HBM[31] --input_files /localhdd/mba151/pasta_builds_gen/pe128_all_1/spmv.xilinx_u280_xdma_201920_3.hw.xo --kernel SpMV --kernel_frequency 235 --link --optimize 3 --output /localhdd/mba151/pasta_builds_gen/pe128_all_1/vitis_run_hw/SpMV_xilinx_u280_xdma_201920_3.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 2 --save-temps --target hw --temp_dir /localhdd/mba151/pasta_builds_gen/pe128_all_1/vitis_run_hw/SpMV_xilinx_u280_xdma_201920_3.temp --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/localhdd/mba151/pasta_builds_gen/pe128_all_1/constraint.tcl --vivado.synth.jobs 8 
   Options:       --config /localhdd/mba151/pasta_builds_gen/pe128_all_1/link_config.ini
                  --connectivity.nk SpMV:1:SpMV
                  --connectivity.sp SpMV.b:HBM[0]
                  --connectivity.sp SpMV.A_0:HBM[1]
                  --connectivity.sp SpMV.A_1:HBM[2]
                  --connectivity.sp SpMV.A_2:HBM[3]
                  --connectivity.sp SpMV.A_3:HBM[4]
                  --connectivity.sp SpMV.A_4:HBM[5]
                  --connectivity.sp SpMV.A_5:HBM[6]
                  --connectivity.sp SpMV.A_6:HBM[7]
                  --connectivity.sp SpMV.A_7:HBM[8]
                  --connectivity.sp SpMV.A_8:HBM[17]
                  --connectivity.sp SpMV.A_9:HBM[18]
                  --connectivity.sp SpMV.A_10:HBM[19]
                  --connectivity.sp SpMV.A_11:HBM[20]
                  --connectivity.sp SpMV.A_12:HBM[21]
                  --connectivity.sp SpMV.A_13:HBM[22]
                  --connectivity.sp SpMV.A_14:HBM[23]
                  --connectivity.sp SpMV.A_15:HBM[24]
                  --connectivity.sp SpMV.c_in_0:HBM[28]
                  --connectivity.sp SpMV.c_in_1:HBM[30]
                  --connectivity.sp SpMV.c_out_0:HBM[29]
                  --connectivity.sp SpMV.c_out_1:HBM[31]
                  --input_files /localhdd/mba151/pasta_builds_gen/pe128_all_1/spmv.xilinx_u280_xdma_201920_3.hw.xo
                  --kernel SpMV
                  --kernel_frequency 235
                  --link
                  --optimize 3
                  --output /localhdd/mba151/pasta_builds_gen/pe128_all_1/vitis_run_hw/SpMV_xilinx_u280_xdma_201920_3.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir /localhdd/mba151/pasta_builds_gen/pe128_all_1/vitis_run_hw/SpMV_xilinx_u280_xdma_201920_3.temp
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/localhdd/mba151/pasta_builds_gen/pe128_all_1/constraint.tcl
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
