vhdl xil_defaultlib  \
"../../../../qdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" \

# Do not sort compile order
nosort
