18:37:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\19_BRAM_Controller\temp_xsdb_launch_script.tcl
18:37:21 INFO  : XSCT server has started successfully.
18:37:21 INFO  : Successfully done setting XSCT server connection channel  
18:37:21 INFO  : plnx-install-location is set to ''
18:37:21 INFO  : Successfully done setting workspace for the tool. 
18:37:21 INFO  : Successfully done query RDI_DATADIR 
18:37:21 INFO  : Registering command handlers for Vitis TCF services
18:38:52 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/19_BRAM_Controller/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:38:52 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/19_BRAM_Controller/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:38:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:38:57 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:38:57 INFO  : (SwPlatform) Successfully done update_mss 
18:38:58 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/19_BRAM_Controller/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:39:48 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
18:39:48 INFO  : Updating application flags with new BSP settings...
18:39:48 INFO  : Successfully updated application flags for project 19_BRAM_Controller_APP.
18:39:57 INFO  : Inferring section assignments and sizes from elf file: C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\Debug\19_BRAM_Controller_APP.elf
18:40:08 INFO  : Successfully generated C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\src\lscript.ld.
18:40:08 INFO  : Applying linker script to all configurations of project 19_BRAM_Controller_APP.
18:40:08 INFO  : Setting rebuild state to true for all configurations of project 19_BRAM_Controller_APP.
18:40:15 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
18:40:22 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
18:47:51 INFO  : Inferring section assignments and sizes from elf file: C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\Debug\19_BRAM_Controller_APP.elf
18:57:42 INFO  : Successfully generated C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\src\lscript.ld.
18:57:42 INFO  : Applying linker script to all configurations of project 19_BRAM_Controller_APP.
18:57:42 INFO  : Setting rebuild state to true for all configurations of project 19_BRAM_Controller_APP.
18:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:57:51 INFO  : 'jtag frequency' command is executed.
18:57:52 INFO  : Context for 'APU' is selected.
18:57:52 INFO  : System reset is completed.
18:57:55 INFO  : 'after 3000' command is executed.
18:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:57:57 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
18:57:58 INFO  : Context for 'APU' is selected.
18:57:58 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:59 INFO  : Context for 'APU' is selected.
18:57:59 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
18:57:59 INFO  : 'ps7_init' command is executed.
18:57:59 INFO  : 'ps7_post_config' command is executed.
18:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:00 INFO  : Memory regions updated for context APU
18:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : 'con' command is executed.
18:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:00 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
18:59:00 INFO  : Disconnected from the channel tcfchan#3.
12:58:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\19_BRAM_Controller\temp_xsdb_launch_script.tcl
12:58:26 INFO  : XSCT server has started successfully.
12:58:26 INFO  : Registering command handlers for Vitis TCF services
12:58:30 INFO  : Successfully done setting XSCT server connection channel  
12:58:30 INFO  : plnx-install-location is set to ''
12:58:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/eFPGA/19_BRAM_Controller/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:58:32 INFO  : Successfully done query RDI_DATADIR 
12:58:32 INFO  : Successfully done setting workspace for the tool. 
12:58:33 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/19_BRAM_Controller/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:58:34 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/19_BRAM_Controller/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:59:18 INFO  : Inferring section assignments and sizes from elf file: C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\Debug\19_BRAM_Controller_APP.elf
13:00:24 INFO  : Successfully generated C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\src\lscript.ld.
13:00:24 INFO  : Applying linker script to all configurations of project 19_BRAM_Controller_APP.
13:00:24 INFO  : Setting rebuild state to true for all configurations of project 19_BRAM_Controller_APP.
13:00:46 INFO  : Inferring section assignments and sizes from elf file: C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller_APP\Debug\19_BRAM_Controller_APP.elf
13:10:23 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
13:44:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\19_BRAM_Controller\temp_xsdb_launch_script.tcl
13:44:12 INFO  : XSCT server has started successfully.
13:44:12 INFO  : Successfully done setting XSCT server connection channel  
13:44:12 INFO  : plnx-install-location is set to ''
13:44:12 INFO  : Successfully done setting workspace for the tool. 
13:44:13 INFO  : Registering command handlers for Vitis TCF services
13:44:13 INFO  : Successfully done query RDI_DATADIR 
13:56:52 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
13:57:00 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
13:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:09 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:57:09 INFO  : 'jtag frequency' command is executed.
13:57:10 INFO  : Context for 'APU' is selected.
13:57:10 INFO  : System reset is completed.
13:57:13 INFO  : 'after 3000' command is executed.
13:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:57:15 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
13:57:15 INFO  : Context for 'APU' is selected.
13:57:16 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:16 INFO  : Context for 'APU' is selected.
13:57:16 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
13:57:17 INFO  : 'ps7_init' command is executed.
13:57:17 INFO  : 'ps7_post_config' command is executed.
13:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:18 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:18 INFO  : Memory regions updated for context APU
13:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:18 INFO  : 'con' command is executed.
13:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:18 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
13:58:53 INFO  : Disconnected from the channel tcfchan#1.
13:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:58:55 INFO  : 'jtag frequency' command is executed.
13:58:55 INFO  : Context for 'APU' is selected.
13:58:55 INFO  : System reset is completed.
13:58:58 INFO  : 'after 3000' command is executed.
13:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:58:59 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
13:58:59 INFO  : Context for 'APU' is selected.
13:59:01 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:01 INFO  : Context for 'APU' is selected.
13:59:01 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
13:59:01 INFO  : 'ps7_init' command is executed.
13:59:01 INFO  : 'ps7_post_config' command is executed.
13:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:01 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:01 INFO  : Memory regions updated for context APU
13:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:01 INFO  : 'con' command is executed.
13:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:01 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
13:59:38 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
13:59:43 INFO  : Disconnected from the channel tcfchan#2.
13:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:59:44 INFO  : 'jtag frequency' command is executed.
13:59:44 INFO  : Context for 'APU' is selected.
13:59:45 INFO  : System reset is completed.
13:59:48 INFO  : 'after 3000' command is executed.
13:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:59:49 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
13:59:49 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:51 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
13:59:51 INFO  : 'ps7_init' command is executed.
13:59:51 INFO  : 'ps7_post_config' command is executed.
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:51 INFO  : Memory regions updated for context APU
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : 'con' command is executed.
13:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:51 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:00:49 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:00:54 INFO  : Disconnected from the channel tcfchan#3.
14:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:00:55 INFO  : 'jtag frequency' command is executed.
14:00:55 INFO  : Context for 'APU' is selected.
14:00:55 INFO  : System reset is completed.
14:00:58 INFO  : 'after 3000' command is executed.
14:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:01:00 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:01:00 INFO  : Context for 'APU' is selected.
14:01:01 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:01 INFO  : Context for 'APU' is selected.
14:01:01 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:01:02 INFO  : 'ps7_init' command is executed.
14:01:02 INFO  : 'ps7_post_config' command is executed.
14:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:02 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:02 INFO  : Memory regions updated for context APU
14:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:02 INFO  : 'con' command is executed.
14:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:02 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:01:45 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:01:51 INFO  : Disconnected from the channel tcfchan#4.
14:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:52 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:01:53 INFO  : 'jtag frequency' command is executed.
14:01:53 INFO  : Context for 'APU' is selected.
14:01:53 INFO  : System reset is completed.
14:01:56 INFO  : 'after 3000' command is executed.
14:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:01:57 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:01:57 INFO  : Context for 'APU' is selected.
14:01:59 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:01:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:59 INFO  : Context for 'APU' is selected.
14:01:59 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:01:59 INFO  : 'ps7_init' command is executed.
14:01:59 INFO  : 'ps7_post_config' command is executed.
14:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:59 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:59 INFO  : Memory regions updated for context APU
14:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:59 INFO  : 'con' command is executed.
14:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:59 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:02:41 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:02:46 INFO  : Disconnected from the channel tcfchan#5.
14:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:02:48 INFO  : 'jtag frequency' command is executed.
14:02:48 INFO  : Context for 'APU' is selected.
14:02:48 INFO  : System reset is completed.
14:02:51 INFO  : 'after 3000' command is executed.
14:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:02:52 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:02:52 INFO  : Context for 'APU' is selected.
14:02:53 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:53 INFO  : Context for 'APU' is selected.
14:02:53 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:02:54 INFO  : 'ps7_init' command is executed.
14:02:54 INFO  : 'ps7_post_config' command is executed.
14:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:54 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:54 INFO  : Memory regions updated for context APU
14:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:54 INFO  : 'con' command is executed.
14:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:54 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:06:56 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:07:17 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:07:20 INFO  : Disconnected from the channel tcfchan#6.
14:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:07:22 INFO  : 'jtag frequency' command is executed.
14:07:22 INFO  : Context for 'APU' is selected.
14:07:22 INFO  : System reset is completed.
14:07:25 INFO  : 'after 3000' command is executed.
14:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:07:26 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:07:26 INFO  : Context for 'APU' is selected.
14:07:27 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:27 INFO  : Context for 'APU' is selected.
14:07:27 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:07:28 INFO  : 'ps7_init' command is executed.
14:07:28 INFO  : 'ps7_post_config' command is executed.
14:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:28 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:28 INFO  : Memory regions updated for context APU
14:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:28 INFO  : 'con' command is executed.
14:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:28 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:16:43 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:16:58 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:17:16 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:17:23 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:17:34 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:17:57 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:18:08 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:18:18 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:18:22 INFO  : Disconnected from the channel tcfchan#7.
14:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:18:23 INFO  : 'jtag frequency' command is executed.
14:18:23 INFO  : Context for 'APU' is selected.
14:18:23 INFO  : System reset is completed.
14:18:26 INFO  : 'after 3000' command is executed.
14:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:18:27 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:18:27 INFO  : Context for 'APU' is selected.
14:18:29 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:18:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:29 INFO  : Context for 'APU' is selected.
14:18:29 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:18:29 INFO  : 'ps7_init' command is executed.
14:18:29 INFO  : 'ps7_post_config' command is executed.
14:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:29 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:29 INFO  : Memory regions updated for context APU
14:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:29 INFO  : 'con' command is executed.
14:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:29 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:19:28 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:19:32 INFO  : Disconnected from the channel tcfchan#8.
14:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:19:33 INFO  : 'jtag frequency' command is executed.
14:19:33 INFO  : Context for 'APU' is selected.
14:19:33 INFO  : System reset is completed.
14:19:36 INFO  : 'after 3000' command is executed.
14:19:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:19:37 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:19:37 INFO  : Context for 'APU' is selected.
14:19:39 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:39 INFO  : Context for 'APU' is selected.
14:19:39 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:19:39 INFO  : 'ps7_init' command is executed.
14:19:39 INFO  : 'ps7_post_config' command is executed.
14:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:39 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:39 INFO  : Memory regions updated for context APU
14:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:39 INFO  : 'con' command is executed.
14:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:39 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:23:25 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:23:29 INFO  : Disconnected from the channel tcfchan#9.
14:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:23:31 INFO  : 'jtag frequency' command is executed.
14:23:31 INFO  : Context for 'APU' is selected.
14:23:31 INFO  : System reset is completed.
14:23:34 INFO  : 'after 3000' command is executed.
14:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:23:35 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:23:35 INFO  : Context for 'APU' is selected.
14:23:37 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:37 INFO  : Context for 'APU' is selected.
14:23:37 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:23:37 INFO  : 'ps7_init' command is executed.
14:23:37 INFO  : 'ps7_post_config' command is executed.
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:37 INFO  : Memory regions updated for context APU
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : 'con' command is executed.
14:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:37 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:24:36 INFO  : Checking for BSP changes to sync application flags for project '19_BRAM_Controller_APP'...
14:24:40 INFO  : Disconnected from the channel tcfchan#10.
14:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:24:42 INFO  : 'jtag frequency' command is executed.
14:24:42 INFO  : Context for 'APU' is selected.
14:24:42 INFO  : System reset is completed.
14:24:45 INFO  : 'after 3000' command is executed.
14:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:24:46 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit"
14:24:46 INFO  : Context for 'APU' is selected.
14:24:48 INFO  : Hardware design information is loaded from 'C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:48 INFO  : Context for 'APU' is selected.
14:24:48 INFO  : Sourcing of 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl' is done.
14:24:48 INFO  : 'ps7_init' command is executed.
14:24:48 INFO  : 'ps7_post_config' command is executed.
14:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:48 INFO  : The application 'C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:48 INFO  : Memory regions updated for context APU
14:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:48 INFO  : 'con' command is executed.
14:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:48 INFO  : Launch script is exported to file 'C:\eFPGA\19_BRAM_Controller\.sdk\launch_scripts\single_application_debug\debugger_19_bram_controller_app-default.tcl'
14:25:17 INFO  : Disconnected from the channel tcfchan#11.
