$date
  Thu Sep 11 16:41:42 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tarefa3_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % s $end
$scope module dut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1"
1#
1$
1%
1'
1(
1)
1*
#20000000
0"
0$
0%
0'
0)
0*
#30000000
1$
1)
#40000000
1!
1"
0#
0$
1%
1&
1'
0(
0)
1*
#50000000
0"
1$
0%
0'
1)
0*
#60000000
1"
1#
0$
1%
1'
1(
0)
1*
#70000000
1$
1)
#80000000
