/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 240 192)
	(text "mux4_32bits_vhd" (rect 5 0 84 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 80 128)
		(input)
		(text "Sel[1..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "Sel[1..0]" (rect 64 48 83 97)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 80 128)(pt 80 111)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "A[31..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "A[31..0]" (rect 24 16 71 35)(font "Intel Clear" (font_size 8)))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "B[31..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "B[31..0]" (rect 24 40 71 59)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 72)
		(input)
		(text "C[31..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "C[31..0]" (rect 24 64 71 83)(font "Intel Clear" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "D[31..0]" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "D[31..0]" (rect 24 88 72 107)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 176 64)
		(output)
		(text "Result[31..0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "Result[31..0]" (rect 96 56 171 75)(font "Intel Clear" (font_size 8)))
		(line (pt 176 64)(pt 160 64)(line_width 3))
	)
	(drawing
		(line (pt 72 104)(pt 72 32))
		(line (pt 72 32)(pt 88 40))
		(line (pt 88 40)(pt 88 96))
		(line (pt 88 96)(pt 72 104))
		(rectangle (rect 16 16 160 112))
	)
)
