

================================================================
== Vitis HLS Report for 'FFT0_1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_1_Pipeline_FFT_label1_fu_52  |FFT0_1_Pipeline_FFT_label1  |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pass_shift_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %pass_shift_offset"   --->   Operation 3 'read' 'pass_shift_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%index_shift_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %index_shift_offset"   --->   Operation 4 'read' 'index_shift_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pass_check_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %pass_check_offset"   --->   Operation 5 'read' 'pass_check_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FFT_stage_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %FFT_stage_offset"   --->   Operation 6 'read' 'FFT_stage_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.73ns)   --->   "%sub = add i4 %FFT_stage_offset_read, i4 15"   --->   Operation 7 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.73ns)   --->   "%sub15_cast = add i4 %pass_check_offset_read, i4 15"   --->   Operation 8 'add' 'sub15_cast' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT0.1_Pipeline_FFT_label1, i3 %index_shift_offset_read, i3 %pass_shift_offset_read, i4 %FFT_stage_offset_read, i16 %data_IN_M_real_0_0_0, i16 %data_IN_M_imag_0_0_0, i16 %data_OUT_M_real_0_0_0, i16 %data_OUT_M_imag_0_0_0, i4 %sub, i4 %sub15_cast, i10 %W_M_real_V, i9 %W_M_imag_V"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT0.1_Pipeline_FFT_label1, i3 %index_shift_offset_read, i3 %pass_shift_offset_read, i4 %FFT_stage_offset_read, i16 %data_IN_M_real_0_0_0, i16 %data_IN_M_imag_0_0_0, i16 %data_OUT_M_real_0_0_0, i16 %data_OUT_M_imag_0_0_0, i4 %sub, i4 %sub15_cast, i10 %W_M_real_V, i9 %W_M_imag_V"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [../vhls/fixed/fft.cpp:41]   --->   Operation 11 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_stage_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_check_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_shift_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_shift_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_IN_M_real_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pass_shift_offset_read  (read) [ 001]
index_shift_offset_read (read) [ 001]
pass_check_offset_read  (read) [ 000]
FFT_stage_offset_read   (read) [ 001]
sub                     (add ) [ 001]
sub15_cast              (add ) [ 001]
call_ln0                (call) [ 000]
ret_ln41                (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_stage_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_stage_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pass_check_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_check_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_shift_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_shift_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pass_shift_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_shift_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_IN_M_real_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_IN_M_imag_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT_M_real_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT_M_imag_0_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_real_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT0.1_Pipeline_FFT_label1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="pass_shift_offset_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="3" slack="0"/>
<pin id="30" dir="0" index="1" bw="3" slack="0"/>
<pin id="31" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_shift_offset_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="index_shift_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="3" slack="0"/>
<pin id="36" dir="0" index="1" bw="3" slack="0"/>
<pin id="37" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_shift_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="pass_check_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_check_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="FFT_stage_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FFT_stage_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_FFT0_1_Pipeline_FFT_label1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="3" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="0" index="3" bw="4" slack="0"/>
<pin id="57" dir="0" index="4" bw="16" slack="0"/>
<pin id="58" dir="0" index="5" bw="16" slack="0"/>
<pin id="59" dir="0" index="6" bw="16" slack="0"/>
<pin id="60" dir="0" index="7" bw="16" slack="0"/>
<pin id="61" dir="0" index="8" bw="4" slack="0"/>
<pin id="62" dir="0" index="9" bw="4" slack="0"/>
<pin id="63" dir="0" index="10" bw="10" slack="0"/>
<pin id="64" dir="0" index="11" bw="9" slack="0"/>
<pin id="65" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sub15_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub15_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="pass_shift_offset_read_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pass_shift_offset_read "/>
</bind>
</comp>

<comp id="95" class="1005" name="index_shift_offset_read_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="index_shift_offset_read "/>
</bind>
</comp>

<comp id="100" class="1005" name="FFT_stage_offset_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="FFT_stage_offset_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="sub_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="110" class="1005" name="sub15_cast_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub15_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="20" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="34" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="28" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="69"><net_src comp="46" pin="2"/><net_sink comp="52" pin=3"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="52" pin=10"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="52" pin=11"/></net>

<net id="80"><net_src comp="46" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="76" pin="2"/><net_sink comp="52" pin=8"/></net>

<net id="87"><net_src comp="40" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="83" pin="2"/><net_sink comp="52" pin=9"/></net>

<net id="93"><net_src comp="28" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="98"><net_src comp="34" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="103"><net_src comp="46" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="52" pin=3"/></net>

<net id="108"><net_src comp="76" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="52" pin=8"/></net>

<net id="113"><net_src comp="83" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="52" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT_M_real_0_0_0 | {1 2 }
	Port: data_OUT_M_imag_0_0_0 | {1 2 }
 - Input state : 
	Port: FFT0.1 : FFT_stage_offset | {1 }
	Port: FFT0.1 : pass_check_offset | {1 }
	Port: FFT0.1 : index_shift_offset | {1 }
	Port: FFT0.1 : pass_shift_offset | {1 }
	Port: FFT0.1 : data_IN_M_real_0_0_0 | {1 2 }
	Port: FFT0.1 : data_IN_M_imag_0_0_0 | {1 2 }
	Port: FFT0.1 : W_M_real_V | {1 2 }
	Port: FFT0.1 : W_M_imag_V | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_FFT0_1_Pipeline_FFT_label1_fu_52 |    4    |  28.584 |   566   |   534   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    add   |               sub_fu_76              |    0    |    0    |    0    |    13   |
|          |           sub15_cast_fu_83           |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |   pass_shift_offset_read_read_fu_28  |    0    |    0    |    0    |    0    |
|   read   |  index_shift_offset_read_read_fu_34  |    0    |    0    |    0    |    0    |
|          |   pass_check_offset_read_read_fu_40  |    0    |    0    |    0    |    0    |
|          |   FFT_stage_offset_read_read_fu_46   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    4    |  28.584 |   566   |   560   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| FFT_stage_offset_read_reg_100|    4   |
|index_shift_offset_read_reg_95|    3   |
| pass_shift_offset_read_reg_90|    3   |
|      sub15_cast_reg_110      |    4   |
|          sub_reg_105         |    4   |
+------------------------------+--------+
|             Total            |   18   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_FFT0_1_Pipeline_FFT_label1_fu_52 |  p1  |   2  |   3  |    6   ||    9    |
| grp_FFT0_1_Pipeline_FFT_label1_fu_52 |  p2  |   2  |   3  |    6   ||    9    |
| grp_FFT0_1_Pipeline_FFT_label1_fu_52 |  p3  |   2  |   4  |    8   ||    9    |
| grp_FFT0_1_Pipeline_FFT_label1_fu_52 |  p8  |   2  |   4  |    8   ||    9    |
| grp_FFT0_1_Pipeline_FFT_label1_fu_52 |  p9  |   2  |   4  |    8   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   36   ||   7.94  ||    45   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   28   |   566  |   560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   18   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   36   |   584  |   605  |
+-----------+--------+--------+--------+--------+
