--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Program Files\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
H:/GitHub/MiDeRP/hardware/robot/robot.ise -intstyle ise -v 3 -s 4 -fastpaths
-xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    5.716(R)|    0.181(R)|clk_BUFGP         |   0.000|
rx          |    4.232(R)|    0.100(R)|clk_BUFGP         |   0.000|
sensor<0>   |    0.988(R)|    0.403(R)|clk_BUFGP         |   0.000|
sensor<1>   |    0.659(R)|    0.665(R)|clk_BUFGP         |   0.000|
sensor<2>   |    0.685(R)|    0.645(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<2>      |   12.554(R)|clk_BUFGP         |   0.000|
led<6>      |    8.382(R)|clk_BUFGP         |   0.000|
servo<0>    |   21.105(R)|clk_BUFGP         |   0.000|
servo<1>    |   20.750(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.643|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |servo<0>       |   12.280|
reset          |servo<1>       |    9.171|
---------------+---------------+---------+


Analysis completed Tue May 07 14:33:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



