#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 22 21:56:35 2025
# Process ID: 10256
# Current directory: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/top.vds
# Journal file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 415.523 ; gain = 96.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1hz' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:28]
	Parameter HALF_PERIOD bound to: 100000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1hz' (1#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:28]
INFO: [Synth 8-6157] synthesizing module 'riscv' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:55]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (3#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (4#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Registers' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (6#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ctrl' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ctrl' (8#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (9#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Add' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Add' (11#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (12#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SSD' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Comb' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'Comb' (13#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:40]
INFO: [Synth 8-6157] synthesizing module 'Mplex' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'Mplex' (14#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'SSD' (15#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/SSD.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (16#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.980 ; gain = 151.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.980 ; gain = 151.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.980 ; gain = 151.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc]
Finished Parsing XDC File [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 822.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_1hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memtoreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:9]
INFO: [Synth 8-5545] ROM "data_mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module ALU_Ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Mux_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
Module Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Mplex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module riscv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "data_mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'mr_reg_reg' into 'mem_rd_reg' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:137]
WARNING: [Synth 8-6014] Unused sequential element mr_reg_reg was removed.  [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:137]
INFO: [Synth 8-5546] ROM "Ctrl/branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ctrl/alu_src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ctrl/regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ctrl/memtoreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ctrl/memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ctrl/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C1/clk_1hz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[7]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[6]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port addr[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/if_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[31][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[15][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[23][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[7][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[27][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[19][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[29][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[13][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[21][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[5][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[25][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[17][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[30][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[14][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[22][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[6][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[26][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[18][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[28][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[12][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[20][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[4][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][30]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[24][30]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][30] )
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[31][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[15][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[23][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[7][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[27][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[19][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[29][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[13][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[21][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[5][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[25][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[17][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[30][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[14][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[22][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[6][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[26][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[18][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[28][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[12][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[20][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[4][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[24][31]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][31] )
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[31][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[15][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[23][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[7][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[27][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[19][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[29][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[13][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[21][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[5][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[25][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[17][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[30][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[14][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[22][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[6][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[26][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[18][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[28][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[12][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[20][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[4][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[24][29]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][29] )
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[31][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[15][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[23][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[7][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[27][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[19][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[29][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[13][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[21][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[5][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[25][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[17][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[30][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[14][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[22][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[6][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[26][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[18][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[28][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[12][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[20][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[4][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[24][28]' (FDCE_1) to 'inst/inst_reg/regfile_reg[16][28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][28] )
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[31][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[15][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[23][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[7][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[27][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[19][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[29][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'inst/inst_reg/regfile_reg[13][27]' (FDCE_1) to 'inst/inst_reg/regfile_reg[4][27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_reg/regfile_reg[16][0] )
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/PC/pc_current_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[0][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/inst_reg/regfile_reg[16][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inst/if_reg_reg[18]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 822.242 ; gain = 503.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     6|
|4     |LUT2   |    22|
|5     |LUT3   |     4|
|6     |LUT4   |   109|
|7     |LUT5   |   163|
|8     |LUT6   |   158|
|9     |FDCE   |   248|
|10    |FDRE   |   166|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |   907|
|2     |  C1           |clk_div_1hz |    44|
|3     |  inst         |riscv       |   848|
|4     |    ALU        |ALU         |     8|
|5     |    Data_Mem   |Data_memory |   114|
|6     |    Offset     |Add         |     7|
|7     |    PC         |PC          |    27|
|8     |    PC_Adder   |PC_Adder    |     2|
|9     |    Test_Block |SSD         |    21|
|10    |      Out      |Mplex       |    21|
|11    |    inst_reg   |Registers   |   573|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 850.305 ; gain = 179.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 850.305 ; gain = 531.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 850.305 ; gain = 544.430
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 850.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 21:57:15 2025...
