#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 12 20:17:18 2017
# Process ID: 6166
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1
# Command line: vivado -log conv_layer_2.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source conv_layer_2.tcl -notrace
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2.vdi
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source conv_layer_2.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.dcp' for cell 'conv_0/h_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.dcp' for cell 'conv_0/o_fifo'
INFO: [Netlist 29-17] Analyzing 2972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'conv_0/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'conv_0/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[1].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[1].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[51].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[51].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[52].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[52].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[53].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[53].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[54].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[54].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[55].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[55].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[6].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[6].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[56].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[56].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[57].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[57].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[58].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[58].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[59].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[59].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[60].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[60].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[61].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[61].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[62].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[62].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[63].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[63].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[7].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[7].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[8].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[8].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[9].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[9].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[10].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[10].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[11].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[11].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[12].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[12].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[13].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[13].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[14].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[14].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[15].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[15].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[2].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[2].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[16].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[16].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[17].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[17].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[18].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[18].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[19].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[19].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[20].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[20].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[21].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[21].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[22].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[22].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[23].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[23].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[24].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[24].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[25].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[25].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[3].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[3].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[26].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[26].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[27].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[27].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[28].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[28].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[29].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[29].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[30].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[30].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[31].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[31].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[32].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[32].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[33].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[33].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[34].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[34].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[35].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[35].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[4].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[4].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[36].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[36].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[37].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[37].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[38].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[38].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[39].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[39].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[40].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[40].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[41].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[41].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[42].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[42].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[43].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[43].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[44].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[44].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[45].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[45].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[5].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[5].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[46].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[46].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[47].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[47].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[48].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[48].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[49].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[49].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[50].conv_gen/o_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45.xdc] for cell 'generate_conv[50].conv_gen/o_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'conv_0/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'conv_0/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[1].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[1].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[51].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[51].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[52].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[52].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[53].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[53].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[54].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[54].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[55].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[55].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[6].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[6].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[56].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[56].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[57].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[57].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[58].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[58].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[59].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[59].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[60].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[60].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[61].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[61].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[62].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[62].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[63].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[63].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[7].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[7].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[8].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[8].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[9].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[9].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[10].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[10].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[11].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[11].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[12].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[12].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[13].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[13].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[14].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[14].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[15].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[15].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[2].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[2].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[16].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[16].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[17].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[17].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[18].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[18].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[19].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[19].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[20].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[20].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[21].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[21].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[22].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[22].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[23].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[23].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[24].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[24].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[25].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[25].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[3].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[3].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[26].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[26].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[27].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[27].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[28].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[28].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[29].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[29].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[30].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[30].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[31].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[31].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[32].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[32].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[33].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[33].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[34].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[34].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[35].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[35].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[4].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[4].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[36].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[36].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[37].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[37].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[38].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[38].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[39].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[39].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[40].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[40].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[41].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[41].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[42].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[42].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[43].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[43].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[44].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[44].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[45].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[45].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[5].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[5].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[46].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[46].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[47].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[47].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[48].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[48].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[49].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[49].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[50].conv_gen/h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[50].conv_gen/h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'conv_0/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'conv_0/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[1].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[1].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[51].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[51].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[52].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[52].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[53].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[53].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[54].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[54].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[55].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[55].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[6].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[6].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[56].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[56].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[57].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[57].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[58].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[58].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[59].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[59].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[60].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[60].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[61].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[61].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[62].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[62].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[63].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[63].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[7].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[7].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[8].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[8].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[9].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[9].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[10].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[10].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[11].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[11].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[12].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[12].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[13].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[13].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[14].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[14].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[15].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[15].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[2].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[2].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[16].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[16].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[17].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[17].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[18].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[18].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[19].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[19].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[20].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[20].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[21].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[21].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[22].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[22].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[23].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[23].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[24].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[24].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[25].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[25].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[3].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[3].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[26].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[26].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[27].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[27].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[28].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[28].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[29].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[29].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[30].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[30].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[31].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[31].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[32].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[32].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[33].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[33].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[34].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[34].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[35].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[35].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[4].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[4].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[36].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[36].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[37].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[37].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[38].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[38].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[39].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[39].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[40].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[40].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[41].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[41].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[42].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[42].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[43].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[43].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[44].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[44].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[45].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[45].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[5].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[5].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[46].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[46].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[47].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[47].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[48].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[48].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[49].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[49].conv_gen/x_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[50].conv_gen/x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16.xdc] for cell 'generate_conv[50].conv_gen/x_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 256 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1634.945 ; gain = 509.984 ; free physical = 14411 ; free virtual = 60121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1703.977 ; gain = 69.031 ; free physical = 14393 ; free virtual = 60103
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13037219c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14009 ; free virtual = 59719
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 71 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 163ae58db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14045 ; free virtual = 59755
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b0b7edab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14060 ; free virtual = 59770
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2880 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b0b7edab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14060 ; free virtual = 59771
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b0b7edab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14060 ; free virtual = 59771
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14061 ; free virtual = 59771
Ending Logic Optimization Task | Checksum: b0b7edab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.469 ; gain = 0.000 ; free physical = 14060 ; free virtual = 59770

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 256
Ending PowerOpt Patch Enables Task | Checksum: 12ea3cfd5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13911 ; free virtual = 59621
Ending Power Optimization Task | Checksum: 12ea3cfd5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2705.844 ; gain = 523.375 ; free physical = 13938 ; free virtual = 59648
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2705.844 ; gain = 1070.898 ; free physical = 13938 ; free virtual = 59648
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13923 ; free virtual = 59645
Command: report_drc -file conv_layer_2_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13910 ; free virtual = 59632
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9afd200d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13910 ; free virtual = 59632
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13925 ; free virtual = 59647

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f214ea2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13884 ; free virtual = 59606

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b3a53cde

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13873 ; free virtual = 59595

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b3a53cde

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13873 ; free virtual = 59595
Phase 1 Placer Initialization | Checksum: 1b3a53cde

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13873 ; free virtual = 59595

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1a21916b1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13847 ; free virtual = 59570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a21916b1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13847 ; free virtual = 59570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12ff25fb6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13841 ; free virtual = 59563

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 174855f27

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13840 ; free virtual = 59563

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174855f27

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13840 ; free virtual = 59563

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dcf915ef

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dcf915ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dcf915ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543
Phase 3 Detail Placement | Checksum: dcf915ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: dcf915ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dcf915ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dcf915ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b798889f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b798889f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13821 ; free virtual = 59543
Ending Placer Task | Checksum: 7769715f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13849 ; free virtual = 59572
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13849 ; free virtual = 59572
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13795 ; free virtual = 59559
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13830 ; free virtual = 59567
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13818 ; free virtual = 59555
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13828 ; free virtual = 59565
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13827 ; free virtual = 59565
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4f01659a ConstDB: 0 ShapeSum: 28680bc5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113866928

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13665 ; free virtual = 59402

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 113866928

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13632 ; free virtual = 59370

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 113866928

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13632 ; free virtual = 59370
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 41fab1f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13602 ; free virtual = 59339

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f9bd151

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13588 ; free virtual = 59325

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2328
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332
Phase 4 Rip-up And Reroute | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332
Phase 6 Post Hold Fix | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.1488 %
  Global Horizontal Routing Utilization  = 7.95622 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 84b00cf3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13594 ; free virtual = 59332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 84b00cf3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13592 ; free virtual = 59330

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12f8718a3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13593 ; free virtual = 59331
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13634 ; free virtual = 59372

Routing Is Done.
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13634 ; free virtual = 59372
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13566 ; free virtual = 59358
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.844 ; gain = 0.000 ; free physical = 13617 ; free virtual = 59372
Command: report_drc -file conv_layer_2_drc_routed.rpt -pb conv_layer_2_drc_routed.pb -rpx conv_layer_2_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file conv_layer_2_methodology_drc_routed.rpt -rpx conv_layer_2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/impl_1/conv_layer_2_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file conv_layer_2_power_routed.rpt -pb conv_layer_2_power_summary_routed.pb -rpx conv_layer_2_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2783.992 ; gain = 32.039 ; free physical = 13478 ; free virtual = 59243
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 20:19:39 2017...
