#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 12 21:27:06 2018
# Process ID: 8660
# Current directory: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11988 C:\Users\Owen\OneDrive\Documents\College\CS2022\assignment_2\assignment_2.xpr
# Log file: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/vivado.log
# Journal file: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd
close [ open C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/entirety_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/entirety_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
synth_design -rtl -name rtl_1
set_property top reg_file [current_fileset]
refresh_design
update_compile_order -fileset sources_1
refresh_design
launch_simulation
launch_simulation
launch_simulation
source entirety.tcl
close_sim
launch_simulation
source entirety.tcl
close_sim
close_project
create_project {Assignment 1} {C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1} -part xc7k70tfbg484-2
add_files -norecurse {C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_8way.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd
launch_simulation
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_simulation
source reg_file_tb.tcl
close_sim
launch_simulation
source reg_file_tb.tcl
relaunch_sim
refresh_design
refresh_design
close_sim
launch_simulation
source reg_file_tb.tcl
relaunch_sim
close_sim
launch_simulation
refresh_design
launch_simulation
source reg_file_tb.tcl
close_sim
launch_simulation
source reg_file_tb.tcl
close_sim
