MIG: 08:35:36 : Running customizer.xit
MIG: 08:35:36 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 08:35:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/.Xil/Vivado-4724-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0
MIG: 08:35:36 : synp_flow:  -- synthesis_mode: Other
MIG: 08:35:36 : outputDirectory: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/.Xil/Vivado-4724-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/_tmp/
MIG: 08:35:36 : vivado_mode: xpg_bd
MIG: 08:35:36 :  locked false  
MIG: 08:35:36 : HDL Language: Verilog
MIG: 08:35:36 : compInfo: false
MIG: 08:35:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:35:36 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 08:35:36 : I am in catch area
MIG: 08:35:36 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/.Xil/Vivado-4724-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/.Xil/Vivado-4724-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:51:52 : Prasad before: xmlPropertyPrj -- .prj
MIG: 08:51:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 08:51:52 : XML_INPUT_FILE: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/.Xil/Vivado-4724-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:51:52 : Component_Name: design_1_mig_7series_0_0
MIG: 08:51:52 : Moving design_1_mig_7series_0_0 ...
MIG: 08:51:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:51:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:51:52 : Sending back 0
MIG: 08:51:53 : xml_input_file: mig_a.prj
MIG: 08:51:53 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:51:53 : xml_input_file: mig_a.prj
MIG: 08:51:53 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:51:53 : In updateAllModelParams
MIG: 08:51:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:51:53 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:51:53 : XGUI hdlLanguage: Verilog
MIG: 08:51:53 : xgui vivado_mode: xpg_bd
MIG: 08:51:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 08:51:53 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 08:51:54 : 1
MIG: 08:51:54 : Inside fn mem: DDR3
MIG: 08:51:54 : detect_uiclk: 200000000
MIG: 08:51:54 : cntrl:  memtype: DDR3
MIG: 08:51:54 : 800
MIG: 08:51:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 08:51:54 : 
MIG: 08:51:54 : 1
MIG: 08:51:54 : 200000000
MIG: 08:51:54 : 
MIG: 08:51:54 :  polarity_value: 1
MIG: 08:51:54 : 
MIG: 08:51:54 : 
MIG: 08:51:54 : cntrl:  memtype: DDR3
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 08:51:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 08:51:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 08:51:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 08:51:54 : 4
MIG: 08:51:54 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 08:51:54 : 32
MIG: 08:51:54 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 08:51:54 : 4
MIG: 08:51:54 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 08:51:54 : 2
MIG: 08:51:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 08:51:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: ECC ==> OFF
MIG: 08:51:54 : 32
MIG: 08:51:54 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 08:51:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 08:51:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 08:51:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 08:51:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 08:51:54 : 15
MIG: 08:51:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 08:51:54 : 29
MIG: 08:51:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 08:51:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 08:51:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 08:51:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 08:51:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 08:51:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 08:51:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 08:51:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 08:51:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 08:51:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 08:51:54 :  Invalid Param: DDR3_CL ==> 11
MIG: 08:51:54 :  Invalid Param: DDR3_CWL ==> 8
MIG: 08:51:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 08:51:54 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 08:51:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 08:51:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 08:51:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 08:51:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 08:51:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 08:51:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 08:51:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 08:51:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 08:51:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 08:51:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 08:51:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 08:51:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 08:51:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 08:51:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 08:51:54 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 08:51:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 08:51:54 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 08:51:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 08:51:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 08:51:54 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 08:51:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 08:51:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 08:51:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 08:51:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 08:51:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 08:51:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 08:51:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 08:51:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 08:51:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 08:51:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 08:51:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 08:51:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 08:51:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 08:51:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 08:51:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 08:51:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 08:51:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 08:51:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 08:51:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 08:51:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 08:51:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 08:51:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 08:51:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 08:51:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 08:51:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 08:51:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 08:51:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 08:51:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 08:51:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 08:51:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 08:51:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 08:51:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 08:51:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 08:51:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 08:51:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 08:51:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 08:51:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 08:51:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 08:51:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 08:51:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 08:51:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 08:51:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 08:51:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 08:51:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 08:51:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 08:51:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 08:51:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 08:51:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 08:51:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 08:51:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 08:51:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 08:51:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 08:51:54 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 08:51:54 : 4
MIG: 08:51:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 08:51:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 08:51:54 : 1073741824
MIG: 08:51:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 08:51:54 : 30
MIG: 08:51:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 08:51:54 : 256
MIG: 08:51:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 08:51:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 08:51:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 08:51:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 08:51:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 08:51:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 08:51:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 08:51:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 08:51:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 08:51:54 : 
MIG: 08:51:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 08:51:54 : 
MIG: 08:51:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 08:51:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 08:51:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 08:51:54 : 
MIG: 08:51:54 : NONE
MIG: 08:51:54 : 
MIG: 08:51:54 : Same Interface
MIG: 09:10:43 : xml_input_file: mig_a.prj
MIG: 09:10:43 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:10:43 : In updateAllModelParams
MIG: 09:10:43 : XGUI hdlLanguage: Verilog
MIG: 09:10:43 : xgui vivado_mode: xpg_bd
MIG: 09:10:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:10:43 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:10:44 : 
MIG: 09:10:44 : Inside fn mem: DDR3
MIG: 09:10:44 : detect_uiclk: 200000000
MIG: 09:10:44 : cntrl:  memtype: DDR3
MIG: 09:10:44 : 
MIG: 09:10:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 :  polarity_value: 1
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 : cntrl:  memtype: DDR3
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:10:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:10:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:10:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:10:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: ECC ==> OFF
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:10:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:10:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:10:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:10:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:10:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:10:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:10:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:10:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:10:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:10:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:10:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:10:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:10:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:10:44 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:10:44 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:10:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:10:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:10:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:10:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:10:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:10:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:10:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:10:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:10:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:10:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:10:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:10:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:10:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:10:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:10:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:10:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:10:44 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:10:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:10:44 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:10:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:10:44 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:10:44 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:10:44 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:10:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:10:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:10:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:10:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:10:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:10:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:10:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:10:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:10:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:10:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:10:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:10:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:10:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:10:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:10:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:10:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:10:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:10:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:10:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:10:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:10:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:10:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:10:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:10:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:10:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:10:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:10:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:10:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:10:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:10:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:10:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:10:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:10:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:10:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:10:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:10:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:10:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:10:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:10:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:10:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:10:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:10:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:10:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:10:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:10:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:10:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:10:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:10:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:10:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:10:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:10:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:10:44 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:10:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:10:44 : 1
MIG: 09:10:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:10:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:10:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:10:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:10:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:10:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:10:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:10:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:10:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:10:44 : 
MIG: 09:10:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:10:44 : 
MIG: 09:10:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:10:44 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:10:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 : 
MIG: 09:10:44 : Same Interface
MIG: 09:10:44 : xml_input_file: mig_a.prj
MIG: 09:10:44 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:10:45 : xml_input_file: mig_a.prj
MIG: 09:10:45 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:10:45 : In updateAllModelParams
MIG: 09:10:45 : XGUI hdlLanguage: Verilog
MIG: 09:10:45 : xgui vivado_mode: xpg_bd
MIG: 09:10:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:10:45 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:10:46 : 
MIG: 09:10:46 : Inside fn mem: DDR3
MIG: 09:10:46 : detect_uiclk: 200000000
MIG: 09:10:46 : cntrl:  memtype: DDR3
MIG: 09:10:46 : 
MIG: 09:10:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 :  polarity_value: 1
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 : cntrl:  memtype: DDR3
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:10:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:10:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:10:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:10:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: ECC ==> OFF
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:10:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:10:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:10:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:10:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:10:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:10:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:10:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:10:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:10:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:10:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:10:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:10:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:10:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:10:46 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:10:46 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:10:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:10:46 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:10:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:10:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:10:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:10:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:10:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:10:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:10:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:10:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:10:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:10:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:10:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:10:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:10:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:10:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:10:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:10:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:10:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:10:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:10:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:10:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:10:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:10:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:10:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:10:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:10:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:10:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:10:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:10:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:10:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:10:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:10:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:10:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:10:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:10:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:10:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:10:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:10:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:10:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:10:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:10:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:10:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:10:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:10:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:10:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:10:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:10:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:10:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:10:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:10:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:10:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:10:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:10:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:10:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:10:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:10:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:10:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:10:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:10:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:10:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:10:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:10:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:10:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:10:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:10:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:10:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:10:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:10:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:10:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:10:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:10:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:10:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:10:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:10:46 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:10:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:10:46 : 13
MIG: 09:10:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:10:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:10:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:10:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:10:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:10:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:10:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:10:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:10:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:10:46 : 
MIG: 09:10:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:10:46 : 
MIG: 09:10:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:10:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:10:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 : 
MIG: 09:10:46 : Same Interface
MIG: 09:10:46 : xml_input_file: mig_a.prj
MIG: 09:10:46 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:10:50 : xml_input_file: mig_a.prj
MIG: 09:10:50 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:10:50 : In updateAllModelParams
MIG: 09:10:50 : XGUI hdlLanguage: Verilog
MIG: 09:10:50 : xgui vivado_mode: xpg_bd
MIG: 09:10:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:10:50 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:10:51 : 
MIG: 09:10:51 : Inside fn mem: DDR3
MIG: 09:10:51 : detect_uiclk: 200000000
MIG: 09:10:51 : cntrl:  memtype: DDR3
MIG: 09:10:51 : 
MIG: 09:10:51 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 :  polarity_value: 1
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 : cntrl:  memtype: DDR3
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:10:51 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:10:51 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:10:51 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:10:51 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: ECC ==> OFF
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:10:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:10:51 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:10:51 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:10:51 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:10:51 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:10:51 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:10:51 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:10:51 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:10:51 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:10:51 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:10:51 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:10:51 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:10:51 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:10:51 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:10:51 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:10:51 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:10:51 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:10:51 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:10:51 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:10:51 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:10:51 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:10:51 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:10:51 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:10:51 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:10:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:10:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:10:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:10:51 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:10:51 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:10:51 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:10:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:10:51 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:10:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:10:51 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:10:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:10:51 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:10:51 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:10:51 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:10:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:10:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:10:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:10:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:10:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:10:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:10:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:10:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:10:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:10:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:10:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:10:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:10:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:10:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:10:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:10:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:10:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:10:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:10:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:10:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:10:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:10:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:10:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:10:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:10:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:10:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:10:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:10:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:10:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:10:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:10:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:10:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:10:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:10:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:10:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:10:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:10:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:10:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:10:51 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:10:51 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:10:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:10:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:10:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:10:51 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:10:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:10:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:10:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:10:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:10:51 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:10:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:10:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:10:51 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:10:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:10:51 : 1
MIG: 09:10:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:10:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:10:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:10:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:10:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:10:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:10:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:10:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:10:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:10:51 : 
MIG: 09:10:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:10:51 : 
MIG: 09:10:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:10:51 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:10:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 : 
MIG: 09:10:51 : Same Interface
MIG: 09:10:51 : xml_input_file: mig_a.prj
MIG: 09:10:51 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:11:15 : Running synthesis.xit
MIG: 09:11:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:11:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:11:16 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 09:11:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:11:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:11:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:11:16 : outputDirectory: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:11:16 : vivado_mode: xpg_bd
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 1
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 :  locked false  
MIG: 09:11:16 : HDL Language: Verilog
MIG: 09:11:16 : compInfo: false
MIG: 09:11:16 : Vivado Options xc7z035 ffg676 -2
MIG: 09:11:16 : 1: xc7z035 2: ffg676 3: -2
MIG: 09:11:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:11:16 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 09:11:16 : I am in catch area
MIG: 09:11:16 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:11:25 : XML_INPUT_FILE: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:11:25 : Component_Name: design_1_mig_7series_0_0
MIG: 09:11:25 : Moving design_1_mig_7series_0_0 ...
MIG: 09:11:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:11:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:11:26 : Running vlog_synth_rpr.xit
MIG: 09:11:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:11:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:11:27 : Running simulation.xit
MIG: 09:11:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:11:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:11:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:11:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:11:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:11:28 : Running implementation.xit
MIG: 09:11:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:11:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:16:50 : xml_input_file: mig_a.prj
MIG: 09:16:50 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:16:50 : In updateAllModelParams
MIG: 09:16:50 : XGUI hdlLanguage: Verilog
MIG: 09:16:50 : xgui vivado_mode: xpg_bd
MIG: 09:16:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:16:50 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:16:51 : 
MIG: 09:16:51 : Inside fn mem: DDR3
MIG: 09:16:51 : detect_uiclk: 200000000
MIG: 09:16:51 : cntrl:  memtype: DDR3
MIG: 09:16:51 : 
MIG: 09:16:51 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 :  polarity_value: 1
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 : cntrl:  memtype: DDR3
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:16:51 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:16:51 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:16:51 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:16:51 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: ECC ==> OFF
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:16:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:16:51 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:16:51 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:16:51 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:16:51 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:16:51 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:16:51 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:16:51 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:16:51 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:16:51 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:16:51 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:16:51 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:16:51 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:16:51 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:16:51 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:16:51 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:16:51 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:16:51 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:16:51 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:16:51 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:16:51 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:16:51 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:16:51 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:16:51 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:16:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:16:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:16:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:16:51 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:16:51 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:16:51 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:16:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:16:51 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:16:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:16:51 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:16:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:16:51 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:16:51 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:16:51 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:16:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:16:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:16:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:16:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:16:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:16:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:16:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:16:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:16:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:16:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:16:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:16:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:16:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:16:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:16:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:16:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:16:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:16:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:16:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:16:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:16:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:16:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:16:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:16:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:16:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:16:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:16:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:16:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:16:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:16:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:16:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:16:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:16:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:16:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:16:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:16:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:16:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:16:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:16:51 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:16:51 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:16:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:16:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:16:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:16:51 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:16:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:16:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:16:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:16:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:16:51 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:16:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:16:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:16:51 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:16:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:16:51 : 13
MIG: 09:16:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:16:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:16:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:16:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:16:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:16:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:16:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:16:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:16:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:16:51 : 
MIG: 09:16:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:16:51 : 
MIG: 09:16:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:16:51 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:16:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 : 
MIG: 09:16:51 : Same Interface
MIG: 09:16:51 : xml_input_file: mig_a.prj
MIG: 09:16:51 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:16:57 : xml_input_file: mig_a.prj
MIG: 09:16:57 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:16:57 : In updateAllModelParams
MIG: 09:16:57 : XGUI hdlLanguage: Verilog
MIG: 09:16:57 : xgui vivado_mode: xpg_bd
MIG: 09:16:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:16:57 : Reading F:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:16:58 : 
MIG: 09:16:58 : Inside fn mem: DDR3
MIG: 09:16:58 : detect_uiclk: 200000000
MIG: 09:16:58 : cntrl:  memtype: DDR3
MIG: 09:16:58 : 
MIG: 09:16:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 :  polarity_value: 1
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 : cntrl:  memtype: DDR3
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:16:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:16:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:16:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:16:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: ECC ==> OFF
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:16:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:16:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:16:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:16:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:16:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:16:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:16:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:16:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:16:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:16:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:16:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:16:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:16:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:16:58 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:16:58 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:16:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:16:58 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:16:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:16:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:16:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:16:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:16:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:16:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:16:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:16:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:16:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:16:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:16:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:16:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:16:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:16:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:16:58 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:16:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:16:58 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:16:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:16:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:16:58 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:16:58 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:16:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:16:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:16:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:16:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:16:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:16:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:16:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:16:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:16:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:16:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:16:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:16:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:16:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:16:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:16:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:16:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:16:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:16:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:16:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:16:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:16:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:16:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:16:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:16:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:16:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:16:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:16:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:16:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:16:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:16:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:16:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:16:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:16:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:16:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:16:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:16:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:16:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:16:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:16:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:16:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:16:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:16:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:16:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:16:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:16:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:16:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:16:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:16:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:16:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:16:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:16:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:16:58 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:16:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:16:58 : 1
MIG: 09:16:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:16:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:16:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:16:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:16:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:16:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:16:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:16:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:16:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:16:58 : 
MIG: 09:16:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:16:58 : 
MIG: 09:16:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:16:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:16:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 : 
MIG: 09:16:58 : Same Interface
MIG: 09:16:58 : xml_input_file: mig_a.prj
MIG: 09:16:58 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:17:03 : Running synthesis.xit
MIG: 09:17:03 : ################# RUNNING MIG BATCH ###################
MIG: 09:17:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:17:03 : synp_flow:  -- synthesis_mode: Other
MIG: 09:17:03 : outputDirectory: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:17:03 : vivado_mode: xpg_bd
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 1
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:03 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 : isPortInterface: 0
MIG: 09:17:04 :  locked false  
MIG: 09:17:04 : HDL Language: Verilog
MIG: 09:17:04 : compInfo: false
MIG: 09:17:04 : Vivado Options xc7z035 ffg676 -2
MIG: 09:17:04 : 1: xc7z035 2: ffg676 3: -2
MIG: 09:17:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:17:04 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 09:17:04 : I am in catch area
MIG: 09:17:04 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:17:14 : XML_INPUT_FILE: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:17:14 : Component_Name: design_1_mig_7series_0_0
MIG: 09:17:14 : Moving design_1_mig_7series_0_0 ...
MIG: 09:17:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:17:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:17:14 : Running vlog_synth_rpr.xit
MIG: 09:17:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:17:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:17:15 : Running simulation.xit
MIG: 09:17:15 : ################# RUNNING MIG BATCH ###################
MIG: 09:17:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:17:15 : synp_flow:  -- synthesis_mode: Other
MIG: 09:17:15 : outputDirectory: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:17:15 : vivado_mode: xpg_bd
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 1
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 : isPortInterface: 0
MIG: 09:17:15 :  locked false  
MIG: 09:17:15 : HDL Language: Verilog
MIG: 09:17:15 : compInfo: false
MIG: 09:17:15 : Vivado Options xc7z035 ffg676 -2
MIG: 09:17:15 : 1: xc7z035 2: ffg676 3: -2
MIG: 09:17:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:17:15 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 09:17:15 : I am in catch area
MIG: 09:17:15 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:17:25 : XML_INPUT_FILE: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:17:25 : Component_Name: design_1_mig_7series_0_0
MIG: 09:17:25 : Moving design_1_mig_7series_0_0 ...
MIG: 09:17:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:17:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:17:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:17:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:17:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:17:26 : Running implementation.xit
MIG: 09:17:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:17:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:27:50 : xml_input_file: mig_a.prj
MIG: 18:27:50 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:27:51 : xml_input_file: mig_a.prj
MIG: 18:27:51 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:52:34 : xml_input_file: mig_a.prj
MIG: 09:52:35 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:52:35 : xml_input_file: mig_a.prj
MIG: 09:52:35 : Absolute path of xml_input_file: f:/intel_project/AX7Z035/course_s1/13_PCIe_test_pl/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:20 : xml_input_file: mig_a.prj
MIG: 19:43:20 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:20 : xml_input_file: mig_a.prj
MIG: 19:43:20 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:20 : xml_input_file: mig_a.prj
MIG: 19:43:20 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:20 : In updateAllModelParams
MIG: 19:43:20 : XGUI hdlLanguage: Verilog
MIG: 19:43:20 : xgui vivado_mode: xpg_bd
MIG: 19:43:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:43:20 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 19:43:21 : 
MIG: 19:43:21 : Inside fn mem: DDR3
MIG: 19:43:21 : detect_uiclk: 200000000
MIG: 19:43:21 : cntrl:  memtype: DDR3
MIG: 19:43:21 : 
MIG: 19:43:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 :  polarity_value: 1
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 : cntrl:  memtype: DDR3
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:43:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:43:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 19:43:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 19:43:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: ECC ==> OFF
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 19:43:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:43:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:43:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:43:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:43:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:43:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:43:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:43:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:43:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:43:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:43:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:43:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:43:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:43:21 :  Invalid Param: DDR3_CL ==> 11
MIG: 19:43:21 :  Invalid Param: DDR3_CWL ==> 8
MIG: 19:43:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:43:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:43:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:43:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:43:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:43:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:43:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:43:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:43:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:43:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:43:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:43:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:43:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:43:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 19:43:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:43:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:43:21 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:43:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:43:21 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:43:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:43:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:43:21 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:43:21 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:43:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:43:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:43:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:43:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:43:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 19:43:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 19:43:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:43:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 19:43:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 19:43:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:43:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 19:43:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 19:43:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 19:43:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:43:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 19:43:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 19:43:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 19:43:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:43:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 19:43:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 19:43:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 19:43:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 19:43:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 19:43:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 19:43:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 19:43:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 19:43:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:43:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:43:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:43:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:43:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:43:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:43:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:43:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:43:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:43:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:43:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:43:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:43:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:43:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:43:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:43:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:43:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:43:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:43:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:43:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:43:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:43:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:43:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 19:43:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:43:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:43:21 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:43:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:43:21 : 13
MIG: 19:43:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 19:43:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:43:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:43:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:43:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:43:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:43:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:43:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:43:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:43:21 : 
MIG: 19:43:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:43:21 : 
MIG: 19:43:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:43:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:43:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 : 
MIG: 19:43:21 : Same Interface
MIG: 19:43:21 : xml_input_file: mig_a.prj
MIG: 19:43:21 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:26 : xml_input_file: mig_a.prj
MIG: 19:43:26 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:26 : In updateAllModelParams
MIG: 19:43:26 : XGUI hdlLanguage: Verilog
MIG: 19:43:26 : xgui vivado_mode: xpg_bd
MIG: 19:43:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:43:26 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 19:43:26 : 
MIG: 19:43:26 : Inside fn mem: DDR3
MIG: 19:43:26 : detect_uiclk: 200000000
MIG: 19:43:26 : cntrl:  memtype: DDR3
MIG: 19:43:26 : 
MIG: 19:43:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:43:26 : 
MIG: 19:43:26 : 
MIG: 19:43:26 : 
MIG: 19:43:26 : 
MIG: 19:43:26 :  polarity_value: 1
MIG: 19:43:26 : 
MIG: 19:43:26 : 
MIG: 19:43:26 : cntrl:  memtype: DDR3
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:43:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:43:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 19:43:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 19:43:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: ECC ==> OFF
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 19:43:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:43:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:43:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:43:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:43:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:43:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:43:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:43:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:43:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:43:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:43:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:43:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:43:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:43:26 :  Invalid Param: DDR3_CL ==> 11
MIG: 19:43:26 :  Invalid Param: DDR3_CWL ==> 8
MIG: 19:43:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:43:26 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:43:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:43:26 : 
MIG: 19:43:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:43:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:43:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:43:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:43:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:43:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:43:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:43:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:43:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:43:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:43:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:43:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 19:43:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:43:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:43:26 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:43:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:43:26 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:43:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:43:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:43:26 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:43:26 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:43:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:43:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:43:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:43:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:43:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 19:43:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 19:43:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:43:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 19:43:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 19:43:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:43:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 19:43:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 19:43:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 19:43:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:43:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 19:43:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 19:43:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 19:43:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:43:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 19:43:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 19:43:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 19:43:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 19:43:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 19:43:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 19:43:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 19:43:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 19:43:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:43:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:43:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:43:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:43:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:43:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:43:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:43:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:43:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:43:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:43:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:43:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:43:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:43:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:43:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:43:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:43:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:43:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:43:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:43:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:43:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:43:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:43:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 19:43:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:43:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:43:27 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:43:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:43:27 : 1
MIG: 19:43:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 19:43:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:43:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:43:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:43:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:43:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:43:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:43:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:43:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:43:27 : 
MIG: 19:43:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:43:27 : 
MIG: 19:43:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:43:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:43:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:43:27 : 
MIG: 19:43:27 : 
MIG: 19:43:27 : 
MIG: 19:43:27 : Same Interface
MIG: 19:43:27 : xml_input_file: mig_a.prj
MIG: 19:43:27 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:31 : Running synthesis.xit
MIG: 19:43:31 : ################# RUNNING MIG BATCH ###################
MIG: 19:43:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:43:31 : synp_flow:  -- synthesis_mode: Other
MIG: 19:43:31 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:43:31 : vivado_mode: xpg_bd
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 1
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 : isPortInterface: 0
MIG: 19:43:31 :  locked false  
MIG: 19:43:31 : HDL Language: Verilog
MIG: 19:43:31 : compInfo: false
MIG: 19:43:31 : Vivado Options xc7z035 ffg676 -2
MIG: 19:43:31 : 1: xc7z035 2: ffg676 3: -2
MIG: 19:43:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:43:31 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:43:31 : I am in catch area
MIG: 19:43:31 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:43:40 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:40 : Component_Name: design_1_mig_7series_0_0
MIG: 19:43:40 : Moving design_1_mig_7series_0_0 ...
MIG: 19:43:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:43:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:43:40 : Running vlog_synth_rpr.xit
MIG: 19:43:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:43:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:43:41 : Running simulation.xit
MIG: 19:43:41 : ################# RUNNING MIG BATCH ###################
MIG: 19:43:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:43:41 : synp_flow:  -- synthesis_mode: Other
MIG: 19:43:41 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:43:41 : vivado_mode: xpg_bd
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 1
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 : isPortInterface: 0
MIG: 19:43:41 :  locked false  
MIG: 19:43:41 : HDL Language: Verilog
MIG: 19:43:41 : compInfo: false
MIG: 19:43:41 : Vivado Options xc7z035 ffg676 -2
MIG: 19:43:41 : 1: xc7z035 2: ffg676 3: -2
MIG: 19:43:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:43:41 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:43:41 : I am in catch area
MIG: 19:43:41 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:43:50 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:43:50 : Component_Name: design_1_mig_7series_0_0
MIG: 19:43:50 : Moving design_1_mig_7series_0_0 ...
MIG: 19:43:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:43:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:43:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:43:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:43:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:43:51 : Running implementation.xit
MIG: 19:43:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:43:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:04:06 : xml_input_file: mig_a.prj
MIG: 09:04:06 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:06 : xml_input_file: mig_a.prj
MIG: 09:04:06 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:06 : xml_input_file: mig_a.prj
MIG: 09:04:06 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:07 : In updateAllModelParams
MIG: 09:04:07 : XGUI hdlLanguage: Verilog
MIG: 09:04:07 : xgui vivado_mode: xpg_bd
MIG: 09:04:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:04:07 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:04:07 : 
MIG: 09:04:07 : Inside fn mem: DDR3
MIG: 09:04:07 : detect_uiclk: 200000000
MIG: 09:04:07 : cntrl:  memtype: DDR3
MIG: 09:04:07 : 
MIG: 09:04:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:04:07 : 
MIG: 09:04:07 : 
MIG: 09:04:07 : 
MIG: 09:04:07 : 
MIG: 09:04:07 :  polarity_value: 1
MIG: 09:04:07 : 
MIG: 09:04:07 : 
MIG: 09:04:07 : cntrl:  memtype: DDR3
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:04:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:04:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:04:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:04:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: ECC ==> OFF
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:04:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:04:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:04:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:04:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:04:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:04:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:04:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:04:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:04:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:04:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:04:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:04:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:04:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:04:07 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:04:07 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:04:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:04:07 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:04:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:04:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:04:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:04:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:04:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:04:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:04:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:04:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:04:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:04:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:04:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:04:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:04:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:04:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:04:07 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:04:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:04:07 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:04:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:04:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:04:07 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:04:07 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:04:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:04:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:04:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:04:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:04:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:04:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:04:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:04:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:04:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:04:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:04:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:04:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:04:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:04:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:04:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:04:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:04:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:04:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:04:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:04:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:04:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:04:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:04:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:04:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:04:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:04:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:04:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:04:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:04:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:04:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:04:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:04:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:04:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:04:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:04:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:04:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:04:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:04:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:04:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:04:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:04:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:04:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:04:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:04:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:04:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:04:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:04:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:04:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:04:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:04:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:04:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:04:07 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:04:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:04:07 : 13
MIG: 09:04:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:04:07 : 
MIG: 09:04:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:04:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:04:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:04:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:04:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:04:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:04:08 : 
MIG: 09:04:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:04:08 : 
MIG: 09:04:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:04:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:04:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:04:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:04:08 : 
MIG: 09:04:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:04:08 : 
MIG: 09:04:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:04:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:04:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:04:08 : 
MIG: 09:04:08 : 
MIG: 09:04:08 : 
MIG: 09:04:08 : Same Interface
MIG: 09:04:08 : xml_input_file: mig_a.prj
MIG: 09:04:08 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:12 : xml_input_file: mig_a.prj
MIG: 09:04:12 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:12 : In updateAllModelParams
MIG: 09:04:12 : XGUI hdlLanguage: Verilog
MIG: 09:04:12 : xgui vivado_mode: xpg_bd
MIG: 09:04:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:04:12 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 09:04:13 : 
MIG: 09:04:13 : Inside fn mem: DDR3
MIG: 09:04:13 : detect_uiclk: 200000000
MIG: 09:04:13 : cntrl:  memtype: DDR3
MIG: 09:04:13 : 
MIG: 09:04:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 :  polarity_value: 1
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 : cntrl:  memtype: DDR3
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:04:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:04:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:04:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:04:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: ECC ==> OFF
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:04:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:04:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:04:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:04:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:04:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:04:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:04:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:04:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:04:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:04:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:04:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:04:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:04:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:04:13 :  Invalid Param: DDR3_CL ==> 11
MIG: 09:04:13 :  Invalid Param: DDR3_CWL ==> 8
MIG: 09:04:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:04:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:04:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:04:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:04:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:04:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:04:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:04:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:04:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:04:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:04:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:04:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:04:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:04:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 09:04:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:04:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:04:13 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:04:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:04:13 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:04:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:04:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:04:13 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:04:13 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:04:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:04:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:04:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:04:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:04:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 09:04:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 09:04:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:04:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 09:04:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 09:04:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:04:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 09:04:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 09:04:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 09:04:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:04:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 09:04:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 09:04:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 09:04:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:04:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 09:04:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 09:04:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 09:04:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 09:04:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 09:04:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 09:04:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 09:04:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 09:04:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:04:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:04:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:04:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:04:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:04:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:04:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:04:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:04:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:04:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:04:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:04:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:04:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:04:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:04:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:04:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:04:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:04:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:04:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:04:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:04:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:04:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:04:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 09:04:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:04:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:04:13 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:04:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:04:13 : 1
MIG: 09:04:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:04:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:04:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:04:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:04:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:04:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:04:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:04:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:04:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:04:13 : 
MIG: 09:04:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:04:13 : 
MIG: 09:04:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:04:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:04:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 : 
MIG: 09:04:13 : Same Interface
MIG: 09:04:13 : xml_input_file: mig_a.prj
MIG: 09:04:13 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:17 : Running synthesis.xit
MIG: 09:04:18 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:04:18 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:18 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:04:18 : vivado_mode: xpg_bd
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 1
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 : isPortInterface: 0
MIG: 09:04:18 :  locked false  
MIG: 09:04:18 : HDL Language: Verilog
MIG: 09:04:18 : compInfo: false
MIG: 09:04:18 : Vivado Options xc7z035 ffg676 -2
MIG: 09:04:18 : 1: xc7z035 2: ffg676 3: -2
MIG: 09:04:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:04:18 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 09:04:18 : I am in catch area
MIG: 09:04:18 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:27 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:27 : Component_Name: design_1_mig_7series_0_0
MIG: 09:04:27 : Moving design_1_mig_7series_0_0 ...
MIG: 09:04:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:04:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:27 : Running vlog_synth_rpr.xit
MIG: 09:04:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:04:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:04:28 : Running simulation.xit
MIG: 09:04:28 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:04:28 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:28 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:04:28 : vivado_mode: xpg_bd
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 1
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 : isPortInterface: 0
MIG: 09:04:28 :  locked false  
MIG: 09:04:28 : HDL Language: Verilog
MIG: 09:04:28 : compInfo: false
MIG: 09:04:28 : Vivado Options xc7z035 ffg676 -2
MIG: 09:04:28 : 1: xc7z035 2: ffg676 3: -2
MIG: 09:04:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:04:28 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 09:04:28 : I am in catch area
MIG: 09:04:28 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:37 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:04:37 : Component_Name: design_1_mig_7series_0_0
MIG: 09:04:37 : Moving design_1_mig_7series_0_0 ...
MIG: 09:04:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:04:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:04:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:04:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:04:38 : Running implementation.xit
MIG: 09:04:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:04:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:15:03 : xml_input_file: mig_a.prj
MIG: 10:15:03 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:03 : xml_input_file: mig_a.prj
MIG: 10:15:03 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:03 : xml_input_file: mig_a.prj
MIG: 10:15:03 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:03 : In updateAllModelParams
MIG: 10:15:03 : XGUI hdlLanguage: Verilog
MIG: 10:15:03 : xgui vivado_mode: xpg_bd
MIG: 10:15:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:15:03 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 10:15:04 : 
MIG: 10:15:04 : Inside fn mem: DDR3
MIG: 10:15:04 : detect_uiclk: 200000000
MIG: 10:15:04 : cntrl:  memtype: DDR3
MIG: 10:15:04 : 
MIG: 10:15:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 :  polarity_value: 1
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 : cntrl:  memtype: DDR3
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:15:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:15:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:15:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:15:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: ECC ==> OFF
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:15:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:15:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:15:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:15:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:15:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:15:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:15:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:15:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:15:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:15:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:15:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:15:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:15:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:15:04 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:15:04 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:15:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:15:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:15:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:15:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:15:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:15:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:15:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:15:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:15:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:15:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:15:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:15:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:15:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:15:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:15:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:15:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:15:04 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 10:15:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:15:04 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 10:15:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:15:04 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:15:04 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 10:15:04 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 10:15:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:15:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:15:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:15:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:15:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 10:15:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 10:15:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:15:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 10:15:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:15:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 10:15:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 10:15:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 10:15:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 10:15:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:15:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 10:15:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 10:15:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 10:15:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:15:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 10:15:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 10:15:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 10:15:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 10:15:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 10:15:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 10:15:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 10:15:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 10:15:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:15:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:15:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:15:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:15:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:15:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:15:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:15:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:15:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:15:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:15:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:15:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:15:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:15:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:15:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 10:15:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:15:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:15:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:15:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:15:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:15:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:15:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:15:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:15:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:15:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:15:04 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:15:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:15:04 : 13
MIG: 10:15:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:15:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:15:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:15:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:15:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:15:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:15:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:15:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:15:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:15:04 : 
MIG: 10:15:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:15:04 : 
MIG: 10:15:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:15:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:15:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 : 
MIG: 10:15:04 : Same Interface
MIG: 10:15:04 : xml_input_file: mig_a.prj
MIG: 10:15:04 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:09 : xml_input_file: mig_a.prj
MIG: 10:15:09 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:09 : In updateAllModelParams
MIG: 10:15:09 : XGUI hdlLanguage: Verilog
MIG: 10:15:09 : xgui vivado_mode: xpg_bd
MIG: 10:15:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:15:09 : Reading F:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 10:15:10 : 
MIG: 10:15:10 : Inside fn mem: DDR3
MIG: 10:15:10 : detect_uiclk: 200000000
MIG: 10:15:10 : cntrl:  memtype: DDR3
MIG: 10:15:10 : 
MIG: 10:15:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 :  polarity_value: 1
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 : cntrl:  memtype: DDR3
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:15:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:15:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:15:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:15:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: ECC ==> OFF
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:15:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:15:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:15:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:15:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:15:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:15:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:15:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:15:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:15:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:15:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:15:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:15:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:15:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:15:10 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:15:10 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:15:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:15:10 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:15:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:15:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:15:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:15:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:15:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:15:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:15:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:15:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:15:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:15:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:15:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:15:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:15:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:15:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:15:10 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 10:15:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:15:10 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 10:15:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:15:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:15:10 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 10:15:10 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 10:15:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:15:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:15:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:15:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:15:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 10:15:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 10:15:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:15:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_01F_CEF_3FF
MIG: 10:15:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:15:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 10:15:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_021_015_002_023_000_010_020_01B_022_013_024_01A_017_003_012
MIG: 10:15:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h004_008_011
MIG: 10:15:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h006
MIG: 10:15:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:15:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_001
MIG: 10:15:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_005
MIG: 10:15:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_016
MIG: 10:15:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:15:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h009
MIG: 10:15:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h007
MIG: 10:15:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 10:15:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h134_137_133_136_139_135_138_132
MIG: 10:15:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h125_123_127_122_126_129_124_128
MIG: 10:15:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_114_113_115_119_116_117_111
MIG: 10:15:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h105_100_107_101_106_109_104_103
MIG: 10:15:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_118_121_131
MIG: 10:15:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:15:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:15:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:15:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:15:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:15:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:15:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:15:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:15:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:15:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:15:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:15:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:15:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:15:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:15:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 10:15:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:15:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:15:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:15:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:15:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:15:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:15:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:15:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:15:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:15:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:15:10 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:15:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:15:10 : 1
MIG: 10:15:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:15:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:15:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:15:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:15:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:15:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:15:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:15:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:15:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:15:10 : 
MIG: 10:15:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:15:10 : 
MIG: 10:15:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:15:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:15:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 : 
MIG: 10:15:10 : Same Interface
MIG: 10:15:10 : xml_input_file: mig_a.prj
MIG: 10:15:10 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:15 : Running synthesis.xit
MIG: 10:15:15 : ################# RUNNING MIG BATCH ###################
MIG: 10:15:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:15:15 : synp_flow:  -- synthesis_mode: Other
MIG: 10:15:15 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:15:15 : vivado_mode: xpg_bd
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 1
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 : isPortInterface: 0
MIG: 10:15:15 :  locked false  
MIG: 10:15:15 : HDL Language: Verilog
MIG: 10:15:15 : compInfo: false
MIG: 10:15:15 : Vivado Options xc7z035 ffg676 -2
MIG: 10:15:15 : 1: xc7z035 2: ffg676 3: -2
MIG: 10:15:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:15:15 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:15:15 : I am in catch area
MIG: 10:15:15 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:15:24 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:24 : Component_Name: design_1_mig_7series_0_0
MIG: 10:15:24 : Moving design_1_mig_7series_0_0 ...
MIG: 10:15:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:15:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:15:25 : Running vlog_synth_rpr.xit
MIG: 10:15:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:15:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:15:25 : Running simulation.xit
MIG: 10:15:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:15:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:15:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:15:26 : outputDirectory: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:15:26 : vivado_mode: xpg_bd
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 1
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 : isPortInterface: 0
MIG: 10:15:26 :  locked false  
MIG: 10:15:26 : HDL Language: Verilog
MIG: 10:15:26 : compInfo: false
MIG: 10:15:26 : Vivado Options xc7z035 ffg676 -2
MIG: 10:15:26 : 1: xc7z035 2: ffg676 3: -2
MIG: 10:15:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:15:26 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:15:26 : I am in catch area
MIG: 10:15:26 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:15:34 : XML_INPUT_FILE: f:/xilinx_project/AX7Z035/course_s1/14_PCIe_test_xdc/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:15:34 : Component_Name: design_1_mig_7series_0_0
MIG: 10:15:34 : Moving design_1_mig_7series_0_0 ...
MIG: 10:15:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:15:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:15:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:15:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:15:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:15:35 : Running implementation.xit
MIG: 10:15:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:15:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:08:23 : xml_input_file: mig_a.prj
MIG: 11:08:24 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:08:24 : xml_input_file: mig_a.prj
MIG: 11:08:24 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:08:24 : In updateAllModelParams
MIG: 11:08:24 : ################# RUNNING MIG BATCH ###################
MIG: 11:08:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:08:24 : synp_flow:  -- synthesis_mode: Other
MIG: 11:08:24 : outputDirectory: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:08:24 : vivado_mode: xpg_bd
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 1
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 : isPortInterface: 0
MIG: 11:08:24 :  locked false  
MIG: 11:08:24 : HDL Language: Verilog
MIG: 11:08:24 : compInfo: true
MIG: 11:08:24 : Vivado Options xc7z100 ffg900 -2
MIG: 11:08:24 : 1: xc7z035 2: ffg676 3: -2
MIG: 11:08:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:08:24 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 11:08:24 : I am in catch area
MIG: 11:08:24 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:08:32 : XML_INPUT_FILE: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:08:32 : Component_Name: design_1_mig_7series_0_0
MIG: 11:08:33 : xml_input_file: mig_a.prj
MIG: 11:08:33 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:08:33 : In updateAllModelParams
MIG: 11:08:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:08:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:08:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:08:33 : outputDirectory: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:08:33 : vivado_mode: xpg_bd
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:33 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 1
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 : isPortInterface: 0
MIG: 11:08:34 :  locked false  
MIG: 11:08:34 : HDL Language: Verilog
MIG: 11:08:34 : compInfo: true
MIG: 11:08:34 : Vivado Options xc7z100 ffg900 -2
MIG: 11:08:34 : 1: xc7z035 2: ffg676 3: -2
MIG: 11:08:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:08:34 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 11:08:34 : I am in catch area
MIG: 11:08:34 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:08:42 : XML_INPUT_FILE: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:08:42 : Component_Name: design_1_mig_7series_0_0
MIG: 11:23:55 : Running customizer.xit
MIG: 11:23:55 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:23:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/.Xil/Vivado-6832-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0
MIG: 11:23:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:55 : outputDirectory: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/.Xil/Vivado-6832-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/_tmp/
MIG: 11:23:55 : vivado_mode: xpg_bd
MIG: 11:23:55 :  locked false  
MIG: 11:23:55 : HDL Language: Verilog
MIG: 11:23:55 : compInfo: false
MIG: 11:23:55 : Vivado Options xc7z100 ffg900 -2
MIG: 11:23:55 : 1: xc7z035 2: ffg676 3: -2
MIG: 11:23:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:55 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 11:23:55 : I am in catch area
MIG: 11:23:55 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/.Xil/Vivado-6832-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/.Xil/Vivado-6832-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:17:16 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 13:17:16 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 13:17:16 : XML_INPUT_FILE: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/.Xil/Vivado-6832-DESKTOP-DH1FU73/coregen/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:17:16 : Component_Name: design_1_mig_7series_0_0
MIG: 13:17:16 : Moving design_1_mig_7series_0_0 ...
MIG: 13:17:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:17:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:17:17 : Moving log.txt ...
MIG: 13:17:17 : Sending back 0
MIG: 13:17:17 : xml_input_file: mig_b.prj
MIG: 13:17:17 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:17:17 : xml_input_file: mig_b.prj
MIG: 13:17:17 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:17:17 : In updateAllModelParams
MIG: 13:17:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:17:17 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:17:17 : XGUI hdlLanguage: Verilog
MIG: 13:17:17 : xgui vivado_mode: xpg_bd
MIG: 13:17:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:17:17 : Reading F:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:17:18 : 1
MIG: 13:17:18 : Inside fn mem: DDR3
MIG: 13:17:18 : detect_uiclk: 200000000
MIG: 13:17:18 : cntrl:  memtype: DDR3
MIG: 13:17:18 : 800
MIG: 13:17:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:17:18 : 
MIG: 13:17:18 : 1
MIG: 13:17:18 : 200000000
MIG: 13:17:18 : 
MIG: 13:17:18 :  polarity_value: 1
MIG: 13:17:18 : 
MIG: 13:17:18 : 
MIG: 13:17:18 : cntrl:  memtype: DDR3
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:17:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:17:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:17:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:17:18 : 4
MIG: 13:17:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:17:18 : 32
MIG: 13:17:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:17:18 : 4
MIG: 13:17:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:17:18 : 2
MIG: 13:17:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:17:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: ECC ==> OFF
MIG: 13:17:18 : 32
MIG: 13:17:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:17:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:17:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:17:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:17:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:17:18 : 15
MIG: 13:17:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:17:18 : 29
MIG: 13:17:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:17:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:17:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:17:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:17:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:17:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:17:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:17:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:17:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:17:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:17:18 :  Invalid Param: DDR3_CL ==> 11
MIG: 13:17:18 :  Invalid Param: DDR3_CWL ==> 8
MIG: 13:17:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:17:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:17:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:17:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:17:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:17:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:17:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:17:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:17:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:17:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:17:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:17:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:17:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:17:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 13:17:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:17:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:17:18 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 13:17:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:17:18 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 13:17:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:17:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:17:18 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 13:17:18 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:17:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:17:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:17:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:17:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:17:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 13:17:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:17:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:17:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_F70_73F_EF8
MIG: 13:17:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 13:17:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 13:17:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_004_029_019_006_010_02B_003_025_009_026_01A_024_028_00B_011
MIG: 13:17:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02A_00A_005
MIG: 13:17:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h013
MIG: 13:17:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:17:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 13:17:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 13:17:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_015
MIG: 13:17:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:17:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 13:17:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h014
MIG: 13:17:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 13:17:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h133_132_131_136_135_139_134_138
MIG: 13:17:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h122_126_120_125_128_127_124_123
MIG: 13:17:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_115_118_110_117_114_113_111
MIG: 13:17:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h103_109_101_104_107_106_100_105
MIG: 13:17:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_116_121_137
MIG: 13:17:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:17:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:17:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:17:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:17:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:17:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:17:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:17:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:17:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:17:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:17:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:17:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:17:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:17:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:17:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:17:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:17:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:17:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:17:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:17:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:17:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:17:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:17:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 13:17:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:17:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:17:18 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 13:17:18 : 4
MIG: 13:17:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:17:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:17:18 : 1
MIG: 13:17:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:17:18 : 1073741824
MIG: 13:17:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:17:18 : 30
MIG: 13:17:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:17:18 : 256
MIG: 13:17:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:17:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:17:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:17:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:17:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:17:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:17:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:17:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:17:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:17:18 : 
MIG: 13:17:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:17:18 : 
MIG: 13:17:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:17:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:17:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:17:18 : 
MIG: 13:17:18 : NONE
MIG: 13:17:18 : 
MIG: 13:17:18 : Same Interface
MIG: 13:33:00 : xml_input_file: mig_b.prj
MIG: 13:33:00 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:33:00 : In updateAllModelParams
MIG: 13:33:00 : XGUI hdlLanguage: Verilog
MIG: 13:33:00 : xgui vivado_mode: xpg_bd
MIG: 13:33:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:33:00 : Reading F:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:33:00 : 
MIG: 13:33:00 : Inside fn mem: DDR3
MIG: 13:33:00 : detect_uiclk: 200000000
MIG: 13:33:00 : cntrl:  memtype: DDR3
MIG: 13:33:00 : 
MIG: 13:33:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:33:00 : 
MIG: 13:33:00 : 
MIG: 13:33:00 : 
MIG: 13:33:00 : 
MIG: 13:33:00 :  polarity_value: 1
MIG: 13:33:00 : 
MIG: 13:33:00 : 
MIG: 13:33:00 : cntrl:  memtype: DDR3
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:33:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:33:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:33:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:33:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: ECC ==> OFF
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:33:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:33:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:33:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:33:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:33:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:33:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:33:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:33:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:33:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:33:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:33:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:33:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:33:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:33:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:33:00 :  Invalid Param: DDR3_CL ==> 11
MIG: 13:33:00 :  Invalid Param: DDR3_CWL ==> 8
MIG: 13:33:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:33:00 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:33:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:33:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:33:00 : 
MIG: 13:33:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:33:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:33:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:33:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:33:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:33:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:33:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:33:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:33:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:33:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:33:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:33:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:33:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 13:33:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:33:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:33:00 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 13:33:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:33:00 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 13:33:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:33:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:33:00 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 13:33:00 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:33:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:33:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:33:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:33:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:33:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:33:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 13:33:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:33:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:33:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_F70_73F_EF8
MIG: 13:33:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 13:33:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 13:33:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_004_029_019_006_010_02B_003_025_009_026_01A_024_028_00B_011
MIG: 13:33:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02A_00A_005
MIG: 13:33:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h013
MIG: 13:33:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:33:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 13:33:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 13:33:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_015
MIG: 13:33:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:33:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 13:33:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h014
MIG: 13:33:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 13:33:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h133_132_131_136_135_139_134_138
MIG: 13:33:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h122_126_120_125_128_127_124_123
MIG: 13:33:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_115_118_110_117_114_113_111
MIG: 13:33:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h103_109_101_104_107_106_100_105
MIG: 13:33:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_116_121_137
MIG: 13:33:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:33:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:33:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:33:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:33:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:33:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:33:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:33:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:33:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:33:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:33:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:33:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:33:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:33:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:33:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:33:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:33:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:33:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:33:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:33:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:33:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:33:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:33:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:33:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 13:33:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:33:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:33:01 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:33:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:33:01 : 13
MIG: 13:33:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:33:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:33:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:33:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:33:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:33:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:33:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:33:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:33:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:33:01 : 
MIG: 13:33:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:33:01 : 
MIG: 13:33:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:33:01 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:33:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:33:01 : 
MIG: 13:33:01 : 
MIG: 13:33:01 : 
MIG: 13:33:01 : Same Interface
MIG: 13:33:01 : xml_input_file: mig_b.prj
MIG: 13:33:01 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:33:05 : xml_input_file: mig_b.prj
MIG: 13:33:05 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:33:05 : In updateAllModelParams
MIG: 13:33:05 : XGUI hdlLanguage: Verilog
MIG: 13:33:05 : xgui vivado_mode: xpg_bd
MIG: 13:33:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:33:05 : Reading F:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:33:06 : 
MIG: 13:33:06 : Inside fn mem: DDR3
MIG: 13:33:06 : detect_uiclk: 200000000
MIG: 13:33:06 : cntrl:  memtype: DDR3
MIG: 13:33:06 : 
MIG: 13:33:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 :  polarity_value: 1
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 : cntrl:  memtype: DDR3
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:33:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:33:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:33:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:33:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: ECC ==> OFF
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:33:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:33:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:33:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:33:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:33:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:33:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:33:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:33:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:33:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:33:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:33:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:33:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:33:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:33:06 :  Invalid Param: DDR3_CL ==> 11
MIG: 13:33:06 :  Invalid Param: DDR3_CWL ==> 8
MIG: 13:33:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:33:06 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:33:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:33:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:33:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:33:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:33:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:33:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:33:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:33:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:33:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:33:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:33:06 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:33:06 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 13:33:06 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:33:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:33:06 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 13:33:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:33:06 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 13:33:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:33:06 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:33:06 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 13:33:06 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:33:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:33:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:33:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:33:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:33:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 13:33:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:33:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:33:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_F70_73F_EF8
MIG: 13:33:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 13:33:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 13:33:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_004_029_019_006_010_02B_003_025_009_026_01A_024_028_00B_011
MIG: 13:33:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02A_00A_005
MIG: 13:33:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h013
MIG: 13:33:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:33:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 13:33:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 13:33:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_015
MIG: 13:33:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:33:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 13:33:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h014
MIG: 13:33:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 13:33:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h133_132_131_136_135_139_134_138
MIG: 13:33:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h122_126_120_125_128_127_124_123
MIG: 13:33:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h112_115_118_110_117_114_113_111
MIG: 13:33:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h103_109_101_104_107_106_100_105
MIG: 13:33:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_102_116_121_137
MIG: 13:33:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:33:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:33:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:33:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:33:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:33:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:33:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:33:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:33:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:33:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:33:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:33:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:33:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:33:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:33:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:33:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:33:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:33:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:33:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:33:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:33:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:33:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:33:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 13:33:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:33:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:33:06 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:33:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:33:06 : 1
MIG: 13:33:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:33:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:33:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:33:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:33:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:33:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:33:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:33:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:33:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:33:06 : 
MIG: 13:33:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:33:06 : 
MIG: 13:33:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:33:06 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:33:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 : 
MIG: 13:33:06 : Same Interface
MIG: 13:33:07 : xml_input_file: mig_b.prj
MIG: 13:33:07 : Absolute path of xml_input_file: f:/xilinx_project/AX7Z100/course_s1/14_PCIe_test/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj
MIG: 13:33:25 : Running synthesis.xit
MIG: 13:33:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:33:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:33:26 : Running vlog_synth_rpr.xit
MIG: 13:33:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:33:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:33:27 : Running simulation.xit
MIG: 13:33:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:33:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:33:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:33:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:33:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:33:28 : Running implementation.xit
MIG: 13:33:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:33:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
