
########################################################################
#      Date:           Wed 05 Apr 2023 08:24:50 AM PDT
#    Job ID:           2271763.v-qsvr-1.aidevcloud
#      User:           u177951
# Resources:           cput=75:00:00,neednodes=1:fpga_compile:ppn=2,nodes=1:fpga_compile:ppn=2,walltime=23:59:00
########################################################################

sourcing /opt/intel/inteloneapi/setvars.sh
 
:: WARNING: setvars.sh has already been run. Skipping re-execution.
   To force a re-execution of setvars.sh, use the '--force' option.
   Using '--force' can result in excessive use of your environment variables.
  
usage: source setvars.sh [--force] [--config=file] [--help] [...]
  --force        Force setvars.sh to re-run, doing so may overload environment.
  --config=file  Customize env vars using a setvars.sh configuration file.
  --help         Display this help message and exit.
  ...            Additional args are passed to individual env/vars.sh scripts
                 and should follow this script's arguments.
  
  Some POSIX shells do not accept command-line options. In that case, you can pass
  command-line options via the SETVARS_ARGS environment variable. For example:
  
  $ SETVARS_ARGS="ia32 --config=config.txt" ; export SETVARS_ARGS
  $ . path/to/setvars.sh
  
  The SETVARS_ARGS environment variable is cleared on exiting setvars.sh.
  

Running in FPGA Hardware compile Mode:
icpx -fsycl -Wall  -v -fintelfpga -Xshardware -fsycl-device-code-split=off -Xssave-temps -reuse-exe=main.fpga -Xsoutput-report-folder=main.prj -Xsboard=/opt/intel/oneapi/intel_s10sx_pac:pac_s10_usm -o main.fpga kernel.cpp main.cpp ../helper/helper_kernel.cpp ../helper/helper_main.cpp lib/lib_sycl.a lib/lib_rtl.a  
warning: -reuse-exe file 'main.fpga' not found; ignored
aoc: Compiling for FPGA. This process may take several hours to complete.  Prior to performing this compile, be sure to check the reports to ensure the design will meet your performance targets.  If the reports indicate performance targets are not being met, code edits may be required.  Please refer to the oneAPI FPGA Optimization Guide for information on performance tuning applications for FPGAs.
Error (13442): Verilog HDL Declaration error at main_di.sv(26444): vector has more than 2**20 bits File: /home/u177951/tmp/kernel-ca45be-16aad0/build/main_di.sv Line: 26444
Error (16185): Can't elaborate user hierarchy "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|freeze_wrapper_inst|kernel_wrapper_inst" File: /nfs/sc/disks/swuser_work_dgroen/work/s10svm2/opencl_bsp_master/kernel_comp_pac_s10_usm/base/seed_244/mem_bandwidth_svm_ddr/build/ip/freeze_wrapper.v Line: 101
Error (16185): Can't elaborate user hierarchy "fpga_top|inst_green_bs" File: /nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.2/237/l64/work/platform/dcp_2.0-dc/design/top/fpga_top.sv Line: 428
Error (16186): Can't elaborate top-level user hierarchy
Error: Flow failed: 
Error: Quartus Prime Synthesis was unsuccessful. 5 errors, 422 warnings
Error (23035): Tcl error: 
Error (23031): Evaluation of Tcl script compile_script.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 2 errors, 0 warnings
Error (23035): Tcl error: 
Error (23031): Evaluation of Tcl script build/entry.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 2 errors, 0 warnings
failed

########################################################################
# End of output for job 2271763.v-qsvr-1.aidevcloud
# Date: Wed 05 Apr 2023 08:54:24 AM PDT
########################################################################

