<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pcfg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCFG_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_8254.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP_8254.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TOP_8254.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_8254_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TW_8254_CNT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TW_8254_CNT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TW_8254_CNT_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TW_8254_CNT_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="address_decoder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="address_decoder_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_signal_gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_signal_gen_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controller_ad_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_ad_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fdce_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdce_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_block_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_block_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_2to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_2to1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_3to1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb181111_01forTOP_8254_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb181111_01forTOP_8254_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_pcfg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_pcfg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542398387" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542398387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542432401" xil_pn:in_ck="6918599214322265935" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542432400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_decoder.vhd"/>
      <outfile xil_pn:name="address_decoder_test.vhd"/>
      <outfile xil_pn:name="control_signal_gen.vhd"/>
      <outfile xil_pn:name="control_signal_gen_test.vhd"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
      <outfile xil_pn:name="controller_da.vhd"/>
      <outfile xil_pn:name="controller_da_test.vhd"/>
      <outfile xil_pn:name="controller_pc.vhd"/>
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="fdce.vhd"/>
      <outfile xil_pn:name="fdce11.vhd"/>
      <outfile xil_pn:name="fdce8.vhd"/>
      <outfile xil_pn:name="fdce9.vhd"/>
      <outfile xil_pn:name="fdce_test.vhd"/>
      <outfile xil_pn:name="memory_block_test.vhd"/>
      <outfile xil_pn:name="multiplexer_2to1.vhd"/>
      <outfile xil_pn:name="multiplexer_2to1_test.vhd"/>
      <outfile xil_pn:name="multiplexer_3to1.vhd"/>
      <outfile xil_pn:name="multiplexer_3to1_test.vhd"/>
      <outfile xil_pn:name="pcfg_top.vhd"/>
      <outfile xil_pn:name="tb181111_01forTOP_8254.vhd"/>
      <outfile xil_pn:name="tb_pcfg.vhd"/>
      <outfile xil_pn:name="top_8254.vhd"/>
      <outfile xil_pn:name="tw_8254_cnt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542400066" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1542400066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542400066" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5791985556160388430" xil_pn:start_ts="1542400066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542398388" xil_pn:in_ck="7943077992175366097" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5637516411374166078" xil_pn:start_ts="1542398388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter.vhd"/>
      <outfile xil_pn:name="ipcore_dir/memory_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory_block.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542432401" xil_pn:in_ck="6918599214322265935" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542432401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_decoder.vhd"/>
      <outfile xil_pn:name="address_decoder_test.vhd"/>
      <outfile xil_pn:name="control_signal_gen.vhd"/>
      <outfile xil_pn:name="control_signal_gen_test.vhd"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
      <outfile xil_pn:name="controller_da.vhd"/>
      <outfile xil_pn:name="controller_da_test.vhd"/>
      <outfile xil_pn:name="controller_pc.vhd"/>
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="fdce.vhd"/>
      <outfile xil_pn:name="fdce11.vhd"/>
      <outfile xil_pn:name="fdce8.vhd"/>
      <outfile xil_pn:name="fdce9.vhd"/>
      <outfile xil_pn:name="fdce_test.vhd"/>
      <outfile xil_pn:name="memory_block_test.vhd"/>
      <outfile xil_pn:name="multiplexer_2to1.vhd"/>
      <outfile xil_pn:name="multiplexer_2to1_test.vhd"/>
      <outfile xil_pn:name="multiplexer_3to1.vhd"/>
      <outfile xil_pn:name="multiplexer_3to1_test.vhd"/>
      <outfile xil_pn:name="pcfg_top.vhd"/>
      <outfile xil_pn:name="tb181111_01forTOP_8254.vhd"/>
      <outfile xil_pn:name="tb_pcfg.vhd"/>
      <outfile xil_pn:name="top_8254.vhd"/>
      <outfile xil_pn:name="tw_8254_cnt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542432403" xil_pn:in_ck="-2503275161712246832" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2805029009167249705" xil_pn:start_ts="1542432401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542432403" xil_pn:in_ck="-1518783071507110736" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4925071806236459146" xil_pn:start_ts="1542432403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
