{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1621684691699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1621684691700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 19:58:11 2021 " "Processing started: Sat May 22 19:58:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1621684691700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1621684691700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nios2_camera_sdram_lcd -c nios2_camera_sdram_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nios2_camera_sdram_lcd -c nios2_camera_sdram_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1621684691700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_8_1200mv_85c_slow.vo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_8_1200mv_85c_slow.vo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684693470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_8_1200mv_0c_slow.vo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_8_1200mv_0c_slow.vo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684694227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_min_1200mv_0c_fast.vo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_min_1200mv_0c_fast.vo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684694977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd.vo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd.vo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684695731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_8_1200mv_85c_v_slow.sdo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_8_1200mv_85c_v_slow.sdo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684696371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_8_1200mv_0c_v_slow.sdo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_8_1200mv_0c_v_slow.sdo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684697013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_min_1200mv_0c_v_fast.sdo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_min_1200mv_0c_v_fast.sdo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684697652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_camera_sdram_lcd_v.sdo C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/ simulation " "Generated file nios2_camera_sdram_lcd_v.sdo in folder \"C:/work/fpga/nios2_camera_sdram_lcd/prj_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1621684698300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1621684698493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 19:58:18 2021 " "Processing ended: Sat May 22 19:58:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1621684698493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1621684698493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1621684698493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1621684698493 ""}
