#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  9 17:28:40 2024
# Process ID: 15168
# Current directory: E:/Verilog/soc/ZynqLab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17480 E:\Verilog\soc\ZynqLab03\ZynqLab03.xpr
# Log file: E:/Verilog/soc/ZynqLab03/vivado.log
# Journal file: E:/Verilog/soc/ZynqLab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/soc/ZynqLab03/ZynqLab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Verilog/ip_repository/myTimer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Verilog/ip_repository/myPWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 747.141 ; gain = 86.586
update_compile_order -fileset sources_1
open_bd_design {E:/Verilog/soc/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myPWM:1.0 - myPWM_0
Adding component instance block -- xilinx.com:user:myTimer:1.0 - myTimer_0
Successfully read diagram <design_1> from BD file <E:/Verilog/soc/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 897.691 ; gain = 40.250
ipx::edit_ip_in_project -upgrade true -name myPWM_v1_0_project -directory E:/Verilog/soc/ZynqLab03/ZynqLab03.tmp/myPWM_v1_0_project e:/Verilog/ip_repository/myPWM_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Verilog/ip_repository/myTimer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Verilog/ip_repository/myPWM_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Verilog/ip_repository/myPWM_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Verilog/ip_repository/myPWM_1.0/hdl/myPWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Verilog/ip_repository/myPWM_1.0/hdl/myPWM_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Verilog/ip_repository/myPWM_1.0/hdl/tb_PWM.v:]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/verilog/soc/zynqlab03/zynqlab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'e:/verilog/soc/zynqlab03/zynqlab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../../ip_repository/myPWM_1.0/hdl/PWM.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_PWM_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/soc/ZynqLab03/ZynqLab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/soc/ZynqLab03/ZynqLab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/verilog/soc/zynqlab03/zynqlab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'e:/verilog/soc/zynqlab03/zynqlab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../../ip_repository/myPWM_1.0/hdl/PWM.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_PWM_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/soc/ZynqLab03/ZynqLab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/soc/ZynqLab03/ZynqLab03.tmp/mypwm_v1_0_project/myPWM_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 17:29:56 2024...
