// Seed: 2184261297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 <= 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_9
  );
  assign id_3 = id_4;
  assign id_1 = id_9;
  wire id_10;
  assign id_2 = 1;
  always begin : LABEL_0
    id_8 <= id_8;
  end
  assign id_7 = 1;
endmodule
