// Seed: 1872253214
module module_0 (
    output wand id_0
);
  logic [7:0] id_2, id_3, id_4;
  wire id_5;
  logic [7:0] id_6, id_7;
  module_2 modCall_1 ();
  assign id_0 = -1;
  wire id_8;
  initial id_7[1||-1] = id_4;
  supply0 id_9 = 1'b0, id_10, id_11, id_12, id_13;
  assign id_2[1'h0] = id_13;
endmodule
macromodule module_1 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2
);
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
