Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 23 12:40:54 2021
| Host         : Endeavor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_timing_summary_routed.rpt -pb TEST_timing_summary_routed.pb -rpx TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (478)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graphicsCard/displayEngine/Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (478)
--------------------------------
 There are 478 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.862        0.000                      0                 4751        0.021        0.000                      0                 4751        2.633        0.000                       0                   482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          7.862        0.000                      0                 4751        0.194        0.000                      0                 4751       12.000        0.000                       0                   478  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.868        0.000                      0                 4751        0.194        0.000                      0                 4751       12.000        0.000                       0                   478  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.862        0.000                      0                 4751        0.021        0.000                      0                 4751  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.862        0.000                      0                 4751        0.021        0.000                      0                 4751  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 4.133ns (25.175%)  route 12.284ns (74.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 23.080 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.943    13.628    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y137        LUT5 (Prop_lut5_I4_O)        0.124    13.752 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    14.093    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.618    23.080    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.955    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.351ns  (logic 4.133ns (25.277%)  route 12.218ns (74.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.566    13.250    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y127        LUT5 (Prop_lut5_I2_O)        0.124    13.374 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_159_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    14.027    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.617    23.079    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.570    
                         clock uncertainty           -0.173    22.397    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.954    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 4.133ns (25.429%)  route 12.120ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 23.084 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.468    13.153    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/addra[14]
    SLICE_X76Y132        LUT5 (Prop_lut5_I2_O)        0.124    13.277 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    13.929    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.622    23.084    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.575    
                         clock uncertainty           -0.173    22.402    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.959    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 4.133ns (26.278%)  route 11.595ns (73.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 23.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.072    12.757    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.881 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_185_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.404    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_93
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.624    23.086    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.577    
                         clock uncertainty           -0.173    22.404    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.961    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.678ns  (logic 4.133ns (26.361%)  route 11.545ns (73.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 23.071 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.204    12.889    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.013 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_175_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.354    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_88
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.609    23.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.562    
                         clock uncertainty           -0.173    22.389    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.946    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 4.133ns (26.433%)  route 11.503ns (73.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 23.068 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.161    12.846    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[18]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.970 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_155_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.311    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_78
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.606    23.068    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.559    
                         clock uncertainty           -0.173    22.386    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.943    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.943    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 4.133ns (26.769%)  route 11.307ns (73.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 23.076 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.784    12.469    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.593 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_169_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.115    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_85
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.614    23.076    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.567    
                         clock uncertainty           -0.173    22.394    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.951    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.951    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 4.133ns (27.234%)  route 11.043ns (72.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.702    12.386    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.510 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.851    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_92
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.532    22.994    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.485    
                         clock uncertainty           -0.173    22.312    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.869    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 4.133ns (27.321%)  route 10.994ns (72.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.652    12.337    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[18]
    SLICE_X62Y107        LUT5 (Prop_lut5_I2_O)        0.124    12.461 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.803    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_89
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.536    22.998    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.489    
                         clock uncertainty           -0.173    22.316    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.873    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 4.133ns (27.316%)  route 10.997ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 23.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.656    12.341    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[14]
    SLICE_X73Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.465 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_171_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.806    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_86
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.616    23.078    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.953    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  9.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.573    -0.539    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y61         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.113    -0.262    graphicsCard/command_processor/dout[43]
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.844    -0.308    graphicsCard/command_processor/clk_out1
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.070    -0.456    graphicsCard/command_processor/color_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.113    -0.264    graphicsCard/command_processor/dout[26]
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.063    -0.463    graphicsCard/command_processor/y1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.116    -0.261    graphicsCard/command_processor/dout[28]
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.066    -0.462    graphicsCard/command_processor/y1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.137    -0.266    graphicsCard/command_processor/dout[21]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.059    -0.472    graphicsCard/command_processor/y1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y59         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.263    graphicsCard/command_processor/dout[2]
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.057    -0.470    graphicsCard/command_processor/y2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X13Y63         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.153    -0.247    graphicsCard/command_processor/dout[41]
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.070    -0.456    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.365%)  route 0.139ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.139    -0.264    graphicsCard/command_processor/dout[23]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.057    -0.474    graphicsCard/command_processor/y1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y60         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.177    -0.224    graphicsCard/command_processor/dout[5]
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.059    -0.447    graphicsCard/command_processor/y2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.999%)  route 0.159ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y62         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/Q
                         net (fo=1, routed)           0.159    -0.244    graphicsCard/command_processor/dout[42]
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.057    -0.470    graphicsCard/command_processor/color_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.569    -0.543    graphicsCard/command_processor/clk_out1
    SLICE_X31Y61         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.228    graphicsCard/command_processor/state[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  graphicsCard/command_processor/read_en_i_1/O
                         net (fo=1, routed)           0.000    -0.183    graphicsCard/command_processor/read_en_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/C
                         clock pessimism             -0.218    -0.530    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120    -0.410    graphicsCard/command_processor/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y25    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y25    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y28    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y28    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 4.133ns (25.175%)  route 12.284ns (74.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 23.080 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.943    13.628    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y137        LUT5 (Prop_lut5_I4_O)        0.124    13.752 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    14.093    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.618    23.080    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.961    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.351ns  (logic 4.133ns (25.277%)  route 12.218ns (74.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.566    13.250    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y127        LUT5 (Prop_lut5_I2_O)        0.124    13.374 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_159_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    14.027    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.617    23.079    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.570    
                         clock uncertainty           -0.167    22.403    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.960    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 4.133ns (25.429%)  route 12.120ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 23.084 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.468    13.153    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/addra[14]
    SLICE_X76Y132        LUT5 (Prop_lut5_I2_O)        0.124    13.277 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    13.929    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.622    23.084    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.575    
                         clock uncertainty           -0.167    22.408    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.965    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.965    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 4.133ns (26.278%)  route 11.595ns (73.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 23.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.072    12.757    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.881 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_185_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.404    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_93
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.624    23.086    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.577    
                         clock uncertainty           -0.167    22.410    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.967    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.967    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.678ns  (logic 4.133ns (26.361%)  route 11.545ns (73.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 23.071 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.204    12.889    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.013 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_175_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.354    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_88
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.609    23.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.562    
                         clock uncertainty           -0.167    22.395    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.952    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.952    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 4.133ns (26.433%)  route 11.503ns (73.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 23.068 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.161    12.846    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[18]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.970 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_155_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.311    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_78
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.606    23.068    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.559    
                         clock uncertainty           -0.167    22.392    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.949    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.949    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 4.133ns (26.769%)  route 11.307ns (73.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 23.076 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.784    12.469    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.593 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_169_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.115    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_85
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.614    23.076    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.567    
                         clock uncertainty           -0.167    22.400    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.957    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.957    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 4.133ns (27.234%)  route 11.043ns (72.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.702    12.386    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.510 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.851    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_92
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.532    22.994    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.485    
                         clock uncertainty           -0.167    22.318    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.875    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 4.133ns (27.321%)  route 10.994ns (72.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.652    12.337    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[18]
    SLICE_X62Y107        LUT5 (Prop_lut5_I2_O)        0.124    12.461 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.803    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_89
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.536    22.998    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.489    
                         clock uncertainty           -0.167    22.322    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.879    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 4.133ns (27.316%)  route 10.997ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 23.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.656    12.341    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[14]
    SLICE_X73Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.465 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_171_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.806    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_86
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.616    23.078    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.569    
                         clock uncertainty           -0.167    22.402    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.959    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  9.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.573    -0.539    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y61         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.113    -0.262    graphicsCard/command_processor/dout[43]
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.844    -0.308    graphicsCard/command_processor/clk_out1
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.070    -0.456    graphicsCard/command_processor/color_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.113    -0.264    graphicsCard/command_processor/dout[26]
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.063    -0.463    graphicsCard/command_processor/y1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.116    -0.261    graphicsCard/command_processor/dout[28]
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.066    -0.462    graphicsCard/command_processor/y1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.137    -0.266    graphicsCard/command_processor/dout[21]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.059    -0.472    graphicsCard/command_processor/y1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y59         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.263    graphicsCard/command_processor/dout[2]
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.057    -0.470    graphicsCard/command_processor/y2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X13Y63         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.153    -0.247    graphicsCard/command_processor/dout[41]
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.070    -0.456    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.365%)  route 0.139ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.139    -0.264    graphicsCard/command_processor/dout[23]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.057    -0.474    graphicsCard/command_processor/y1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y60         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.177    -0.224    graphicsCard/command_processor/dout[5]
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.059    -0.447    graphicsCard/command_processor/y2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.999%)  route 0.159ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y62         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/Q
                         net (fo=1, routed)           0.159    -0.244    graphicsCard/command_processor/dout[42]
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.057    -0.470    graphicsCard/command_processor/color_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.569    -0.543    graphicsCard/command_processor/clk_out1
    SLICE_X31Y61         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.228    graphicsCard/command_processor/state[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  graphicsCard/command_processor/read_en_i_1/O
                         net (fo=1, routed)           0.000    -0.183    graphicsCard/command_processor/read_en_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/C
                         clock pessimism             -0.218    -0.530    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120    -0.410    graphicsCard/command_processor/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y25    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y25    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y28    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y28    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y59    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y61    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 4.133ns (25.175%)  route 12.284ns (74.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 23.080 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.943    13.628    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y137        LUT5 (Prop_lut5_I4_O)        0.124    13.752 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    14.093    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.618    23.080    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.955    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.351ns  (logic 4.133ns (25.277%)  route 12.218ns (74.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.566    13.250    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y127        LUT5 (Prop_lut5_I2_O)        0.124    13.374 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_159_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    14.027    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.617    23.079    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.570    
                         clock uncertainty           -0.173    22.397    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.954    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 4.133ns (25.429%)  route 12.120ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 23.084 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.468    13.153    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/addra[14]
    SLICE_X76Y132        LUT5 (Prop_lut5_I2_O)        0.124    13.277 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    13.929    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.622    23.084    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.575    
                         clock uncertainty           -0.173    22.402    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.959    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 4.133ns (26.278%)  route 11.595ns (73.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 23.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.072    12.757    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.881 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_185_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.404    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_93
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.624    23.086    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.577    
                         clock uncertainty           -0.173    22.404    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.961    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.678ns  (logic 4.133ns (26.361%)  route 11.545ns (73.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 23.071 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.204    12.889    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.013 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_175_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.354    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_88
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.609    23.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.562    
                         clock uncertainty           -0.173    22.389    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.946    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 4.133ns (26.433%)  route 11.503ns (73.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 23.068 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.161    12.846    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[18]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.970 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_155_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.311    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_78
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.606    23.068    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.559    
                         clock uncertainty           -0.173    22.386    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.943    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.943    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 4.133ns (26.769%)  route 11.307ns (73.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 23.076 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.784    12.469    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.593 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_169_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.115    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_85
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.614    23.076    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.567    
                         clock uncertainty           -0.173    22.394    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.951    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.951    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 4.133ns (27.234%)  route 11.043ns (72.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.702    12.386    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.510 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.851    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_92
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.532    22.994    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.485    
                         clock uncertainty           -0.173    22.312    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.869    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 4.133ns (27.321%)  route 10.994ns (72.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.652    12.337    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[18]
    SLICE_X62Y107        LUT5 (Prop_lut5_I2_O)        0.124    12.461 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.803    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_89
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.536    22.998    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.489    
                         clock uncertainty           -0.173    22.316    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.873    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 4.133ns (27.316%)  route 10.997ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 23.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.656    12.341    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[14]
    SLICE_X73Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.465 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_171_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.806    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_86
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.616    23.078    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.953    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  9.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.573    -0.539    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y61         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.113    -0.262    graphicsCard/command_processor/dout[43]
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.844    -0.308    graphicsCard/command_processor/clk_out1
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.070    -0.283    graphicsCard/command_processor/color_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.113    -0.264    graphicsCard/command_processor/dout[26]
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.063    -0.290    graphicsCard/command_processor/y1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.116    -0.261    graphicsCard/command_processor/dout[28]
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.066    -0.289    graphicsCard/command_processor/y1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.137    -0.266    graphicsCard/command_processor/dout[21]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.059    -0.299    graphicsCard/command_processor/y1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y59         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.263    graphicsCard/command_processor/dout[2]
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
                         clock pessimism             -0.215    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.057    -0.297    graphicsCard/command_processor/y2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X13Y63         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.153    -0.247    graphicsCard/command_processor/dout[41]
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.070    -0.283    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.365%)  route 0.139ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.139    -0.264    graphicsCard/command_processor/dout[23]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.057    -0.301    graphicsCard/command_processor/y1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y60         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.177    -0.224    graphicsCard/command_processor/dout[5]
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.059    -0.274    graphicsCard/command_processor/y2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.999%)  route 0.159ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y62         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/Q
                         net (fo=1, routed)           0.159    -0.244    graphicsCard/command_processor/dout[42]
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/C
                         clock pessimism             -0.215    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.057    -0.297    graphicsCard/command_processor/color_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.569    -0.543    graphicsCard/command_processor/clk_out1
    SLICE_X31Y61         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.228    graphicsCard/command_processor/state[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  graphicsCard/command_processor/read_en_i_1/O
                         net (fo=1, routed)           0.000    -0.183    graphicsCard/command_processor/read_en_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/C
                         clock pessimism             -0.218    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120    -0.237    graphicsCard/command_processor/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 4.133ns (25.175%)  route 12.284ns (74.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 23.080 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.943    13.628    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y137        LUT5 (Prop_lut5_I4_O)        0.124    13.752 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    14.093    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.618    23.080    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.955    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.351ns  (logic 4.133ns (25.277%)  route 12.218ns (74.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.566    13.250    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y127        LUT5 (Prop_lut5_I2_O)        0.124    13.374 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_159_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    14.027    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.617    23.079    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.570    
                         clock uncertainty           -0.173    22.397    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.954    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 4.133ns (25.429%)  route 12.120ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 23.084 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.468    13.153    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/addra[14]
    SLICE_X76Y132        LUT5 (Prop_lut5_I2_O)        0.124    13.277 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP/O
                         net (fo=1, routed)           0.652    13.929    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.622    23.084    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.575    
                         clock uncertainty           -0.173    22.402    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.959    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 4.133ns (26.278%)  route 11.595ns (73.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 23.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.072    12.757    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.881 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_185_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.404    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_93
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.624    23.086    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.577    
                         clock uncertainty           -0.173    22.404    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.961    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.678ns  (logic 4.133ns (26.361%)  route 11.545ns (73.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 23.071 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.204    12.889    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.013 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_175_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.354    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_88
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.609    23.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.562    
                         clock uncertainty           -0.173    22.389    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.946    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 4.133ns (26.433%)  route 11.503ns (73.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 23.068 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        11.161    12.846    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[18]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.970 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_155_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    13.311    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_78
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.606    23.068    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.559    
                         clock uncertainty           -0.173    22.386    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.943    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.943    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 4.133ns (26.769%)  route 11.307ns (73.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 23.076 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.784    12.469    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[18]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.124    12.593 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_169_LOPT_REMAP/O
                         net (fo=1, routed)           0.522    13.115    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_85
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.614    23.076    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.567    
                         clock uncertainty           -0.173    22.394    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.951    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.951    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 4.133ns (27.234%)  route 11.043ns (72.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.702    12.386    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.510 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.851    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_92
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.532    22.994    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.485    
                         clock uncertainty           -0.173    22.312    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.869    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 4.133ns (27.321%)  route 10.994ns (72.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.652    12.337    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[18]
    SLICE_X62Y107        LUT5 (Prop_lut5_I2_O)        0.124    12.461 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_177_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.803    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_89
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.536    22.998    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.489    
                         clock uncertainty           -0.173    22.316    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.873    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 4.133ns (27.316%)  route 10.997ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 23.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.723    -2.324    graphicsCard/clk_0
    DSP48_X0Y28          DSP48E1                                      r  graphicsCard/xyToMem_return__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     1.685 r  graphicsCard/xyToMem_return__0/P[18]
                         net (fo=118, routed)        10.656    12.341    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[14]
    SLICE_X73Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.465 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_171_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    12.806    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_86
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         1.616    23.078    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.953    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  9.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.573    -0.539    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y61         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.113    -0.262    graphicsCard/command_processor/dout[43]
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.844    -0.308    graphicsCard/command_processor/clk_out1
    SLICE_X15Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[3]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.070    -0.283    graphicsCard/command_processor/color_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.113    -0.264    graphicsCard/command_processor/dout[26]
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X14Y63         FDRE                                         r  graphicsCard/command_processor/y1_reg[6]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.063    -0.290    graphicsCard/command_processor/y1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X14Y64         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.116    -0.261    graphicsCard/command_processor/dout[28]
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y64         FDRE                                         r  graphicsCard/command_processor/y1_reg[8]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.066    -0.289    graphicsCard/command_processor/y1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.137    -0.266    graphicsCard/command_processor/dout[21]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[1]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.059    -0.299    graphicsCard/command_processor/y1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y59         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.263    graphicsCard/command_processor/dout[2]
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X33Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
                         clock pessimism             -0.215    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.057    -0.297    graphicsCard/command_processor/y2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.571    -0.541    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X13Y63         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.153    -0.247    graphicsCard/command_processor/dout[41]
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X15Y63         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.173    -0.353    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.070    -0.283    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.365%)  route 0.139ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y65         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.139    -0.264    graphicsCard/command_processor/dout[23]
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.836    -0.316    graphicsCard/command_processor/clk_out1
    SLICE_X29Y65         FDRE                                         r  graphicsCard/command_processor/y1_reg[3]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.057    -0.301    graphicsCard/command_processor/y1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.570    -0.542    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y60         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.177    -0.224    graphicsCard/command_processor/dout[5]
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y60         FDRE                                         r  graphicsCard/command_processor/y2_reg[5]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.059    -0.274    graphicsCard/command_processor/y2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.999%)  route 0.159ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y62         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/Q
                         net (fo=1, routed)           0.159    -0.244    graphicsCard/command_processor/dout[42]
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X32Y61         FDRE                                         r  graphicsCard/command_processor/color_reg[2]/C
                         clock pessimism             -0.215    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.057    -0.297    graphicsCard/command_processor/color_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.569    -0.543    graphicsCard/command_processor/clk_out1
    SLICE_X31Y61         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.228    graphicsCard/command_processor/state[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  graphicsCard/command_processor/read_en_i_1/O
                         net (fo=1, routed)           0.000    -0.183    graphicsCard/command_processor/read_en_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=478, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X30Y61         FDRE                                         r  graphicsCard/command_processor/read_en_reg/C
                         clock pessimism             -0.218    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120    -0.237    graphicsCard/command_processor/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.055    





