$date
	Mon Sep  6 16:44:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mod_fifo1 $end
$var wire 8 ! outp [7:0] $end
$var wire 1 " empty $end
$var reg 1 # clk $end
$var reg 8 $ inp [7:0] $end
$var reg 1 % rd_ROM $end
$var reg 1 & reg16_empty $end
$var reg 1 ' resetn $end
$scope module ff $end
$var wire 1 # clk $end
$var wire 8 ( inp [7:0] $end
$var wire 1 % rd_ROM $end
$var wire 1 & reg16_empty $end
$var wire 1 ' resetn $end
$var reg 1 " empty $end
$var reg 8 ) outp [7:0] $end
$var reg 8 * reg_inp [7:0] $end
$var reg 1 + reg_rdROM $end
$upscope $end
$scope task pop $end
$upscope $end
$scope task push $end
$var reg 8 , data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
bx )
bx (
0'
x&
x%
bx $
0#
x"
bx !
$end
#10
1"
1+
b0 *
b0 !
b0 )
1#
#20
0#
1%
1&
1'
#30
b11 $
b11 (
bx !
bx )
1"
bx *
b11 ,
1#
#40
0#
#50
0%
b11 !
b11 )
1"
b11 *
1#
#60
0#
#70
1"
1%
1#
#80
0#
#90
0%
b10 $
b10 (
b10 ,
1"
1#
#100
0#
#110
0"
b10 *
0+
b101 ,
1#
#120
0#
#130
1"
b10 !
b10 )
1+
1%
1#
#140
0#
#150
0%
1"
1#
