verilog xil_defaultlib --include "../../../../freq.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/8b3d" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/d32c/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" \
"../../../bd/system/ip/system_frequency_counter_0_0/sim/system_frequency_counter_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_pow2_0_0/sim/system_pow2_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_axis_red_pitaya_dac_0_1/sim/system_axis_red_pitaya_dac_0_1.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" \
"../../../bd/system/ip/system_signal_merge_0_0/sim/system_signal_merge_0_0.v" \
"../../../bd/system/ip/system_freq_mapper_0_0/sim/system_freq_mapper_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_2/sim/system_xlconstant_0_2.v" \
"../../../bd/system/ip/system_xlconstant_0_3/sim/system_xlconstant_0_3.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
