// Seed: 3370834401
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output uwire id_3
);
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3
);
  tri1 id_5;
  assign id_5 = id_0;
  id_6(
      .id_0(1'b0), .id_1(1), .id_2(id_3), .id_3(id_5), .id_4(id_2)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
