{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyMwAvfX/q1SWkw1div+I7z0",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/KajriVN/Computer_Architecture/blob/main/Ch%C6%B0%C6%A1ng2.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "n8ud85CGAk5N"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "# 2️⃣ **Computer System Architecture**\n",
        "\n",
        "---\n",
        "\n",
        "## 2.1 Personal Computer System Using Microprocessor\n",
        "\n",
        "###  2.1.1 Von Neumann Model\n",
        "\n",
        "- The **Von Neumann architecture** is a computer design model where:\n",
        "  - **Program instructions** and **data** share the **same memory** and **same bus**.\n",
        "  - The processor fetches an instruction from memory, decodes it, and executes it.\n",
        "- Key components:\n",
        "  - **CPU (Control Unit + ALU)**\n",
        "  - **Memory Unit** (stores both instructions and data)\n",
        "  - **Input/Output (I/O)**\n",
        "  - **Bus system** for communication.\n",
        "\n",
        "- Characteristics:\n",
        "  - Simpler hardware design.\n",
        "  - Sequential instruction processing → **Von Neumann Bottleneck** (memory access can become a performance bottleneck).\n",
        "\n",
        "---\n",
        "\n",
        "### 2.1.2 Functional Blocks\n",
        "\n",
        "- Major functional blocks of a personal computer system:\n",
        "  - **Input devices** (keyboard, mouse, scanner)\n",
        "  - **Output devices** (monitor, printer, speakers)\n",
        "  - **Memory unit** (RAM, ROM, Cache)\n",
        "  - **Processing unit** (CPU → Control Unit + ALU + Registers)\n",
        "  - **Storage devices** (Hard Drive, SSD, Optical drives)\n",
        "  - **Communication interface** (Network adapters, USB)\n",
        "  - **Power supply**.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.1.3 Memory and I/O System\n",
        "\n",
        "- **Memory system**:\n",
        "  - **Primary Memory**:\n",
        "    - RAM: volatile, temporary storage for currently executing programs.\n",
        "    - ROM: non-volatile, stores firmware.\n",
        "    - Cache: high-speed memory close to CPU.\n",
        "  - **Secondary Memory**:\n",
        "    - HDD, SSD: non-volatile, mass storage.\n",
        "\n",
        "- **I/O system**:\n",
        "  - Allows interaction between computer and external world.\n",
        "  - Uses **I/O controllers** and **device drivers**.\n",
        "  - Operates in two modes:\n",
        "    - **Programmed I/O**\n",
        "    - **Interrupt-driven I/O**\n",
        "    - **DMA (Direct Memory Access)**.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.1.4 Microprocessor\n",
        "\n",
        "- A **Microprocessor** is the central unit of a personal computer.\n",
        "- It integrates:\n",
        "  - **Control Unit (CU)**: controls operations.\n",
        "  - **Arithmetic Logic Unit (ALU)**: performs calculations and logical operations.\n",
        "  - **Registers**: small, fast storage units within the CPU.\n",
        "  - **Internal Clock**: synchronizes operations.\n",
        "\n",
        "- Examples: Intel x86, AMD Ryzen, ARM processors.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.1.5 Bus\n",
        "\n",
        "- A **Bus** is a communication system that transfers data between components.\n",
        "- Types of buses:\n",
        "  - **Data Bus**: transfers actual data.\n",
        "  - **Address Bus**: carries addresses of data.\n",
        "  - **Control Bus**: carries control signals (read/write, interrupt signals).\n",
        "\n",
        "- Characteristics:\n",
        "  - **Bus width**: determines how much data can be transferred at once.\n",
        "  - **Bus speed**: affects data transfer rate.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.1.6 Harvard Model\n",
        "\n",
        "- **Harvard architecture** has **separate memory** and **separate buses** for instructions and data.\n",
        "- Advantages:\n",
        "  - Allows simultaneous access to program and data → faster performance.\n",
        "  - Reduces bottlenecks found in Von Neumann systems.\n",
        "- Common in:\n",
        "  - **DSP (Digital Signal Processing)**.\n",
        "  - **Embedded systems**.\n",
        "  - Some modern processors use a **Modified Harvard Architecture**.\n",
        "\n",
        "---\n",
        "\n",
        "## 2.2 Data Types\n",
        "\n",
        "### 2.2.1 Little Endian and Big Endian\n",
        "\n",
        "- Defines how multi-byte data is stored in memory.\n",
        "  - **Little Endian**: least significant byte at the lowest address.\n",
        "  - **Big Endian**: most significant byte at the lowest address.\n",
        "\n",
        "Example (32-bit integer `0x12345678`):\n",
        "\n",
        "| Byte address | Little Endian | Big Endian |\n",
        "|--------------|---------------|------------|\n",
        "| 0x00         | 78            | 12         |\n",
        "| 0x01         | 56            | 34         |\n",
        "| 0x02         | 34            | 56         |\n",
        "| 0x03         | 12            | 78         |\n",
        "\n",
        "- **Little Endian**: used by Intel processors.\n",
        "- **Big Endian**: used in some networking protocols.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.2.2 BCD Data\n",
        "\n",
        "- **BCD** = **Binary-Coded Decimal**.\n",
        "- Each decimal digit is represented using **4 bits**.\n",
        "- Example: decimal 259 → BCD = `0010 0101 1001`.\n",
        "\n",
        "- Advantage:\n",
        "  - Easy to display on devices showing decimal numbers.\n",
        "- Disadvantage:\n",
        "  - Less efficient storage compared to pure binary representation.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.2.3 Byte-Sized Data\n",
        "\n",
        "- Data stored in **1 byte = 8 bits**.\n",
        "- Can represent:\n",
        "  - Unsigned integer: 0 → 255.\n",
        "  - Signed integer: -128 → +127 (Two's complement).\n",
        "  - Character (ASCII/Unicode).\n",
        "\n",
        "---\n",
        "\n",
        "### 2.2.4 Word-Sized Data\n",
        "\n",
        "- A **word** typically refers to the natural data size of a processor.\n",
        "  - 16-bit → 1 word = 2 bytes.\n",
        "  - 32-bit → 1 word = 4 bytes.\n",
        "  - 64-bit → 1 word = 8 bytes.\n",
        "\n",
        "- Word size affects:\n",
        "  - Addressing capability.\n",
        "  - Data processing capability.\n",
        "  - Memory alignment.\n",
        "\n",
        "---\n",
        "\n",
        "## 2.3 Anatomy of an Electronic Computer\n",
        "\n",
        "### 2.3.1 Introduction to Components\n",
        "\n",
        "- Essential components of a modern computer:\n",
        "  - **CPU**.\n",
        "  - **Motherboard**.\n",
        "  - **RAM**.\n",
        "  - **Hard drive / SSD**.\n",
        "  - **Power supply**.\n",
        "  - **Input/Output devices**.\n",
        "  - **Graphics card**.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.3.2 Mouse\n",
        "\n",
        "- **Input device** used to control the graphical user interface.\n",
        "- Technologies:\n",
        "  - Optical.\n",
        "  - Laser.\n",
        "  - Trackball.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.3.3 Graphics Card\n",
        "\n",
        "- Also called **video card / GPU**.\n",
        "- Responsible for:\n",
        "  - Rendering images and video.\n",
        "  - Performing parallel computations (GPGPU).\n",
        "- Key components:\n",
        "  - GPU chip.\n",
        "  - VRAM (Video RAM).\n",
        "  - Cooling system.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.3.4 Main Board (Motherboard)\n",
        "\n",
        "- The **main circuit board** of the computer.\n",
        "- Provides electrical connections for all components:\n",
        "  - CPU socket.\n",
        "  - RAM slots.\n",
        "  - Chipset.\n",
        "  - Expansion slots (PCIe).\n",
        "  - Storage connectors (SATA, M.2).\n",
        "  - Power connectors.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.3.5 Memory\n",
        "\n",
        "- **RAM** (Random Access Memory):\n",
        "  - Volatile, fast memory for active processes.\n",
        "- **ROM** (Read Only Memory):\n",
        "  - Stores firmware.\n",
        "- **Cache**:\n",
        "  - Very fast memory close to CPU (L1, L2, L3 cache).\n",
        "- Virtual memory:\n",
        "  - Disk space used as an extension of RAM.\n",
        "\n",
        "---\n",
        "\n",
        "### 2.3.6 CPU\n",
        "\n",
        "- The **Central Processing Unit**.\n",
        "- Executes instructions.\n",
        "- Key components:\n",
        "  - **Control Unit**.\n",
        "  - **Arithmetic Logic Unit (ALU)**.\n",
        "  - **Registers**.\n",
        "  - **Cache memory**.\n",
        "  - **Clock generator**.\n",
        "- Characteristics:\n",
        "  - Clock speed (GHz).\n",
        "  - Number of cores and threads.\n",
        "  - Instruction Set Architecture (ISA).\n",
        "\n",
        "---\n",
        "\n",
        "## 2.4 RISC Architecture\n",
        "\n",
        "- **RISC** = **Reduced Instruction Set Computer**.\n",
        "- Features:\n",
        "  - Small number of simple instructions.\n",
        "  - Uniform instruction length.\n",
        "  - Pipelined execution.\n",
        "  - High performance with simple hardware.\n",
        "\n",
        "- Examples:\n",
        "  - ARM, MIPS, RISC-V.\n",
        "\n",
        "---\n",
        "\n",
        "## 2.5 CISC Architecture\n",
        "\n",
        "- **CISC** = **Complex Instruction Set Computer**.\n",
        "- Features:\n",
        "  - Large set of complex instructions.\n",
        "  - Variable instruction length.\n",
        "  - Emphasis on reducing number of instructions per program.\n",
        "  - More complex hardware.\n",
        "\n",
        "- Examples:\n",
        "  - Intel x86 family.\n",
        "\n",
        "---\n"
      ],
      "metadata": {
        "id": "Ie8j7J1pCi31"
      }
    }
  ]
}