#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UART_1_TXInternalInterrupt */
#define UART_1_TXInternalInterrupt__ES2_PATCH 0u
#define UART_1_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_1_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_1_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_1_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define UART_1_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_1_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_1_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* QuadDec_1_Cnt8_CounterUDB */
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB01_A0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB01_A1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB01_D0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB01_D1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB01_F0
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB01_F1
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* QuadDec_1_bQuadDec */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* LIN_1_UART_BUART */
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define LIN_1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define LIN_1_UART_BUART_sRX_RxSts__3__POS 3
#define LIN_1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define LIN_1_UART_BUART_sRX_RxSts__4__POS 4
#define LIN_1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define LIN_1_UART_BUART_sRX_RxSts__5__POS 5
#define LIN_1_UART_BUART_sRX_RxSts__MASK 0x38u
#define LIN_1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define LIN_1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define LIN_1_UART_BUART_sTX_TxSts__0__POS 0
#define LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define LIN_1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define LIN_1_UART_BUART_sTX_TxSts__1__POS 1
#define LIN_1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define LIN_1_UART_BUART_sTX_TxSts__2__POS 2
#define LIN_1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define LIN_1_UART_BUART_sTX_TxSts__3__POS 3
#define LIN_1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define LIN_1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LIN_1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* LIN_1_BLIN_ISR */
#define LIN_1_BLIN_ISR__ES2_PATCH 0u
#define LIN_1_BLIN_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_1_BLIN_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_1_BLIN_ISR__INTC_MASK 0x01u
#define LIN_1_BLIN_ISR__INTC_NUMBER 0u
#define LIN_1_BLIN_ISR__INTC_PRIOR_NUM 7u
#define LIN_1_BLIN_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define LIN_1_BLIN_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_1_BLIN_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_1_BLIN_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* LIN_1_UART_ISR */
#define LIN_1_UART_ISR__ES2_PATCH 0u
#define LIN_1_UART_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_1_UART_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_1_UART_ISR__INTC_MASK 0x02u
#define LIN_1_UART_ISR__INTC_NUMBER 1u
#define LIN_1_UART_ISR__INTC_PRIOR_NUM 7u
#define LIN_1_UART_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define LIN_1_UART_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_1_UART_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_1_UART_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* LIN_1_IntClk */
#define LIN_1_IntClk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define LIN_1_IntClk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define LIN_1_IntClk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define LIN_1_IntClk__CFG2_SRC_SEL_MASK 0x07u
#define LIN_1_IntClk__INDEX 0x02u
#define LIN_1_IntClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LIN_1_IntClk__PM_ACT_MSK 0x04u
#define LIN_1_IntClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LIN_1_IntClk__PM_STBY_MSK 0x04u

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB07_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB07_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB07_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB07_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB07_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB07_F1

/* UART_1_BUART */
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* limit_right */
#define limit_right__0__MASK 0x01u
#define limit_right__0__PC CYREG_PRT4_PC0
#define limit_right__0__PORT 4u
#define limit_right__0__SHIFT 0
#define limit_right__AG CYREG_PRT4_AG
#define limit_right__AMUX CYREG_PRT4_AMUX
#define limit_right__BIE CYREG_PRT4_BIE
#define limit_right__BIT_MASK CYREG_PRT4_BIT_MASK
#define limit_right__BYP CYREG_PRT4_BYP
#define limit_right__CTL CYREG_PRT4_CTL
#define limit_right__DM0 CYREG_PRT4_DM0
#define limit_right__DM1 CYREG_PRT4_DM1
#define limit_right__DM2 CYREG_PRT4_DM2
#define limit_right__DR CYREG_PRT4_DR
#define limit_right__INP_DIS CYREG_PRT4_INP_DIS
#define limit_right__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define limit_right__LCD_EN CYREG_PRT4_LCD_EN
#define limit_right__MASK 0x01u
#define limit_right__PORT 4u
#define limit_right__PRT CYREG_PRT4_PRT
#define limit_right__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define limit_right__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define limit_right__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define limit_right__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define limit_right__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define limit_right__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define limit_right__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define limit_right__PS CYREG_PRT4_PS
#define limit_right__SHIFT 0
#define limit_right__SLW CYREG_PRT4_SLW

/* limit_left */
#define limit_left__0__MASK 0x04u
#define limit_left__0__PC CYREG_PRT4_PC2
#define limit_left__0__PORT 4u
#define limit_left__0__SHIFT 2
#define limit_left__AG CYREG_PRT4_AG
#define limit_left__AMUX CYREG_PRT4_AMUX
#define limit_left__BIE CYREG_PRT4_BIE
#define limit_left__BIT_MASK CYREG_PRT4_BIT_MASK
#define limit_left__BYP CYREG_PRT4_BYP
#define limit_left__CTL CYREG_PRT4_CTL
#define limit_left__DM0 CYREG_PRT4_DM0
#define limit_left__DM1 CYREG_PRT4_DM1
#define limit_left__DM2 CYREG_PRT4_DM2
#define limit_left__DR CYREG_PRT4_DR
#define limit_left__INP_DIS CYREG_PRT4_INP_DIS
#define limit_left__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define limit_left__LCD_EN CYREG_PRT4_LCD_EN
#define limit_left__MASK 0x04u
#define limit_left__PORT 4u
#define limit_left__PRT CYREG_PRT4_PRT
#define limit_left__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define limit_left__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define limit_left__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define limit_left__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define limit_left__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define limit_left__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define limit_left__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define limit_left__PS CYREG_PRT4_PS
#define limit_left__SHIFT 2
#define limit_left__SLW CYREG_PRT4_SLW

/* LIN_1_bLIN */
#define LIN_1_bLIN_CtrlReg__0__MASK 0x01u
#define LIN_1_bLIN_CtrlReg__0__POS 0
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define LIN_1_bLIN_CtrlReg__1__MASK 0x02u
#define LIN_1_bLIN_CtrlReg__1__POS 1
#define LIN_1_bLIN_CtrlReg__2__MASK 0x04u
#define LIN_1_bLIN_CtrlReg__2__POS 2
#define LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LIN_1_bLIN_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define LIN_1_bLIN_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define LIN_1_bLIN_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define LIN_1_bLIN_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define LIN_1_bLIN_CtrlReg__MASK 0x07u
#define LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LIN_1_bLIN_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG CYREG_B0_UDB06_A0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG CYREG_B0_UDB06_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG CYREG_B0_UDB06_D0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG CYREG_B0_UDB06_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG CYREG_B0_UDB06_F0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG CYREG_B0_UDB06_F1
#define LIN_1_bLIN_LINDp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define LIN_1_bLIN_LINDp_u0__A0_REG CYREG_B0_UDB15_A0
#define LIN_1_bLIN_LINDp_u0__A1_REG CYREG_B0_UDB15_A1
#define LIN_1_bLIN_LINDp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define LIN_1_bLIN_LINDp_u0__D0_REG CYREG_B0_UDB15_D0
#define LIN_1_bLIN_LINDp_u0__D1_REG CYREG_B0_UDB15_D1
#define LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define LIN_1_bLIN_LINDp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define LIN_1_bLIN_LINDp_u0__F0_REG CYREG_B0_UDB15_F0
#define LIN_1_bLIN_LINDp_u0__F1_REG CYREG_B0_UDB15_F1
#define LIN_1_bLIN_LINDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define LIN_1_bLIN_LINDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define LIN_1_bLIN_StsReg__0__MASK 0x01u
#define LIN_1_bLIN_StsReg__0__POS 0
#define LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LIN_1_bLIN_StsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define LIN_1_bLIN_StsReg__1__MASK 0x02u
#define LIN_1_bLIN_StsReg__1__POS 1
#define LIN_1_bLIN_StsReg__2__MASK 0x04u
#define LIN_1_bLIN_StsReg__2__POS 2
#define LIN_1_bLIN_StsReg__3__MASK 0x08u
#define LIN_1_bLIN_StsReg__3__POS 3
#define LIN_1_bLIN_StsReg__MASK 0x0Fu
#define LIN_1_bLIN_StsReg__MASK_REG CYREG_B0_UDB04_MSK
#define LIN_1_bLIN_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LIN_1_bLIN_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LIN_1_bLIN_StsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define LIN_1_bLIN_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define LIN_1_bLIN_StsReg__STATUS_REG CYREG_B0_UDB04_ST

/* Position_1 */
#define Position_1__0__MASK 0x40u
#define Position_1__0__PC CYREG_PRT4_PC6
#define Position_1__0__PORT 4u
#define Position_1__0__SHIFT 6
#define Position_1__AG CYREG_PRT4_AG
#define Position_1__AMUX CYREG_PRT4_AMUX
#define Position_1__BIE CYREG_PRT4_BIE
#define Position_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Position_1__BYP CYREG_PRT4_BYP
#define Position_1__CTL CYREG_PRT4_CTL
#define Position_1__DM0 CYREG_PRT4_DM0
#define Position_1__DM1 CYREG_PRT4_DM1
#define Position_1__DM2 CYREG_PRT4_DM2
#define Position_1__DR CYREG_PRT4_DR
#define Position_1__INP_DIS CYREG_PRT4_INP_DIS
#define Position_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Position_1__LCD_EN CYREG_PRT4_LCD_EN
#define Position_1__MASK 0x40u
#define Position_1__PORT 4u
#define Position_1__PRT CYREG_PRT4_PRT
#define Position_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Position_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Position_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Position_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Position_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Position_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Position_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Position_1__PS CYREG_PRT4_PS
#define Position_1__SHIFT 6
#define Position_1__SLW CYREG_PRT4_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x04u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x10u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x10u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x01u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x02u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x02u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x06u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x40u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x40u

/* L_RXD_1 */
#define L_RXD_1__0__MASK 0x80u
#define L_RXD_1__0__PC CYREG_PRT3_PC7
#define L_RXD_1__0__PORT 3u
#define L_RXD_1__0__SHIFT 7
#define L_RXD_1__AG CYREG_PRT3_AG
#define L_RXD_1__AMUX CYREG_PRT3_AMUX
#define L_RXD_1__BIE CYREG_PRT3_BIE
#define L_RXD_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define L_RXD_1__BYP CYREG_PRT3_BYP
#define L_RXD_1__CTL CYREG_PRT3_CTL
#define L_RXD_1__DM0 CYREG_PRT3_DM0
#define L_RXD_1__DM1 CYREG_PRT3_DM1
#define L_RXD_1__DM2 CYREG_PRT3_DM2
#define L_RXD_1__DR CYREG_PRT3_DR
#define L_RXD_1__INP_DIS CYREG_PRT3_INP_DIS
#define L_RXD_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define L_RXD_1__LCD_EN CYREG_PRT3_LCD_EN
#define L_RXD_1__MASK 0x80u
#define L_RXD_1__PORT 3u
#define L_RXD_1__PRT CYREG_PRT3_PRT
#define L_RXD_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define L_RXD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define L_RXD_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define L_RXD_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define L_RXD_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define L_RXD_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define L_RXD_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define L_RXD_1__PS CYREG_PRT3_PS
#define L_RXD_1__SHIFT 7
#define L_RXD_1__SLW CYREG_PRT3_SLW

/* L_TXD_1 */
#define L_TXD_1__0__MASK 0x01u
#define L_TXD_1__0__PC CYREG_PRT12_PC0
#define L_TXD_1__0__PORT 12u
#define L_TXD_1__0__SHIFT 0
#define L_TXD_1__AG CYREG_PRT12_AG
#define L_TXD_1__BIE CYREG_PRT12_BIE
#define L_TXD_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define L_TXD_1__BYP CYREG_PRT12_BYP
#define L_TXD_1__DM0 CYREG_PRT12_DM0
#define L_TXD_1__DM1 CYREG_PRT12_DM1
#define L_TXD_1__DM2 CYREG_PRT12_DM2
#define L_TXD_1__DR CYREG_PRT12_DR
#define L_TXD_1__INP_DIS CYREG_PRT12_INP_DIS
#define L_TXD_1__MASK 0x01u
#define L_TXD_1__PORT 12u
#define L_TXD_1__PRT CYREG_PRT12_PRT
#define L_TXD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define L_TXD_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define L_TXD_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define L_TXD_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define L_TXD_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define L_TXD_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define L_TXD_1__PS CYREG_PRT12_PS
#define L_TXD_1__SHIFT 0
#define L_TXD_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define L_TXD_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define L_TXD_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define L_TXD_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define L_TXD_1__SLW CYREG_PRT12_SLW

/* rori_A */
#define rori_A__0__MASK 0x01u
#define rori_A__0__PC CYREG_PRT3_PC0
#define rori_A__0__PORT 3u
#define rori_A__0__SHIFT 0
#define rori_A__AG CYREG_PRT3_AG
#define rori_A__AMUX CYREG_PRT3_AMUX
#define rori_A__BIE CYREG_PRT3_BIE
#define rori_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define rori_A__BYP CYREG_PRT3_BYP
#define rori_A__CTL CYREG_PRT3_CTL
#define rori_A__DM0 CYREG_PRT3_DM0
#define rori_A__DM1 CYREG_PRT3_DM1
#define rori_A__DM2 CYREG_PRT3_DM2
#define rori_A__DR CYREG_PRT3_DR
#define rori_A__INP_DIS CYREG_PRT3_INP_DIS
#define rori_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define rori_A__LCD_EN CYREG_PRT3_LCD_EN
#define rori_A__MASK 0x01u
#define rori_A__PORT 3u
#define rori_A__PRT CYREG_PRT3_PRT
#define rori_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define rori_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define rori_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define rori_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define rori_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define rori_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define rori_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define rori_A__PS CYREG_PRT3_PS
#define rori_A__SHIFT 0
#define rori_A__SLW CYREG_PRT3_SLW

/* rori_B */
#define rori_B__0__MASK 0x04u
#define rori_B__0__PC CYREG_PRT3_PC2
#define rori_B__0__PORT 3u
#define rori_B__0__SHIFT 2
#define rori_B__AG CYREG_PRT3_AG
#define rori_B__AMUX CYREG_PRT3_AMUX
#define rori_B__BIE CYREG_PRT3_BIE
#define rori_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define rori_B__BYP CYREG_PRT3_BYP
#define rori_B__CTL CYREG_PRT3_CTL
#define rori_B__DM0 CYREG_PRT3_DM0
#define rori_B__DM1 CYREG_PRT3_DM1
#define rori_B__DM2 CYREG_PRT3_DM2
#define rori_B__DR CYREG_PRT3_DR
#define rori_B__INP_DIS CYREG_PRT3_INP_DIS
#define rori_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define rori_B__LCD_EN CYREG_PRT3_LCD_EN
#define rori_B__MASK 0x04u
#define rori_B__PORT 3u
#define rori_B__PRT CYREG_PRT3_PRT
#define rori_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define rori_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define rori_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define rori_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define rori_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define rori_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define rori_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define rori_B__PS CYREG_PRT3_PS
#define rori_B__SHIFT 2
#define rori_B__SLW CYREG_PRT3_SLW

/* rori_i */
#define rori_i__0__MASK 0x10u
#define rori_i__0__PC CYREG_PRT3_PC4
#define rori_i__0__PORT 3u
#define rori_i__0__SHIFT 4
#define rori_i__AG CYREG_PRT3_AG
#define rori_i__AMUX CYREG_PRT3_AMUX
#define rori_i__BIE CYREG_PRT3_BIE
#define rori_i__BIT_MASK CYREG_PRT3_BIT_MASK
#define rori_i__BYP CYREG_PRT3_BYP
#define rori_i__CTL CYREG_PRT3_CTL
#define rori_i__DM0 CYREG_PRT3_DM0
#define rori_i__DM1 CYREG_PRT3_DM1
#define rori_i__DM2 CYREG_PRT3_DM2
#define rori_i__DR CYREG_PRT3_DR
#define rori_i__INP_DIS CYREG_PRT3_INP_DIS
#define rori_i__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define rori_i__LCD_EN CYREG_PRT3_LCD_EN
#define rori_i__MASK 0x10u
#define rori_i__PORT 3u
#define rori_i__PRT CYREG_PRT3_PRT
#define rori_i__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define rori_i__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define rori_i__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define rori_i__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define rori_i__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define rori_i__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define rori_i__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define rori_i__PS CYREG_PRT3_PS
#define rori_i__SHIFT 4
#define rori_i__SLW CYREG_PRT3_SLW

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* Pin_1 */
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT5_PC6
#define Pin_1__0__PORT 5u
#define Pin_1__0__SHIFT 6
#define Pin_1__AG CYREG_PRT5_AG
#define Pin_1__AMUX CYREG_PRT5_AMUX
#define Pin_1__BIE CYREG_PRT5_BIE
#define Pin_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_1__BYP CYREG_PRT5_BYP
#define Pin_1__CTL CYREG_PRT5_CTL
#define Pin_1__DM0 CYREG_PRT5_DM0
#define Pin_1__DM1 CYREG_PRT5_DM1
#define Pin_1__DM2 CYREG_PRT5_DM2
#define Pin_1__DR CYREG_PRT5_DR
#define Pin_1__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 5u
#define Pin_1__PRT CYREG_PRT5_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_1__PS CYREG_PRT5_PS
#define Pin_1__SHIFT 6
#define Pin_1__SLW CYREG_PRT5_SLW

/* Pin_2 */
#define Pin_2__0__MASK 0x10u
#define Pin_2__0__PC CYREG_PRT5_PC4
#define Pin_2__0__PORT 5u
#define Pin_2__0__SHIFT 4
#define Pin_2__AG CYREG_PRT5_AG
#define Pin_2__AMUX CYREG_PRT5_AMUX
#define Pin_2__BIE CYREG_PRT5_BIE
#define Pin_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_2__BYP CYREG_PRT5_BYP
#define Pin_2__CTL CYREG_PRT5_CTL
#define Pin_2__DM0 CYREG_PRT5_DM0
#define Pin_2__DM1 CYREG_PRT5_DM1
#define Pin_2__DM2 CYREG_PRT5_DM2
#define Pin_2__DR CYREG_PRT5_DR
#define Pin_2__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_2__MASK 0x10u
#define Pin_2__PORT 5u
#define Pin_2__PRT CYREG_PRT5_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_2__PS CYREG_PRT5_PS
#define Pin_2__SHIFT 4
#define Pin_2__SLW CYREG_PRT5_SLW

/* Pin_3 */
#define Pin_3__0__MASK 0x20u
#define Pin_3__0__PC CYREG_PRT5_PC5
#define Pin_3__0__PORT 5u
#define Pin_3__0__SHIFT 5
#define Pin_3__AG CYREG_PRT5_AG
#define Pin_3__AMUX CYREG_PRT5_AMUX
#define Pin_3__BIE CYREG_PRT5_BIE
#define Pin_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_3__BYP CYREG_PRT5_BYP
#define Pin_3__CTL CYREG_PRT5_CTL
#define Pin_3__DM0 CYREG_PRT5_DM0
#define Pin_3__DM1 CYREG_PRT5_DM1
#define Pin_3__DM2 CYREG_PRT5_DM2
#define Pin_3__DR CYREG_PRT5_DR
#define Pin_3__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_3__MASK 0x20u
#define Pin_3__PORT 5u
#define Pin_3__PRT CYREG_PRT5_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_3__PS CYREG_PRT5_PS
#define Pin_3__SHIFT 5
#define Pin_3__SLW CYREG_PRT5_SLW

/* Pin_4 */
#define Pin_4__0__MASK 0x80u
#define Pin_4__0__PC CYREG_PRT5_PC7
#define Pin_4__0__PORT 5u
#define Pin_4__0__SHIFT 7
#define Pin_4__AG CYREG_PRT5_AG
#define Pin_4__AMUX CYREG_PRT5_AMUX
#define Pin_4__BIE CYREG_PRT5_BIE
#define Pin_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_4__BYP CYREG_PRT5_BYP
#define Pin_4__CTL CYREG_PRT5_CTL
#define Pin_4__DM0 CYREG_PRT5_DM0
#define Pin_4__DM1 CYREG_PRT5_DM1
#define Pin_4__DM2 CYREG_PRT5_DM2
#define Pin_4__DR CYREG_PRT5_DR
#define Pin_4__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_4__MASK 0x80u
#define Pin_4__PORT 5u
#define Pin_4__PRT CYREG_PRT5_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_4__PS CYREG_PRT5_PS
#define Pin_4__SHIFT 7
#define Pin_4__SLW CYREG_PRT5_SLW

/* Pin_6 */
#define Pin_6__0__MASK 0x10u
#define Pin_6__0__PC CYREG_PRT4_PC4
#define Pin_6__0__PORT 4u
#define Pin_6__0__SHIFT 4
#define Pin_6__AG CYREG_PRT4_AG
#define Pin_6__AMUX CYREG_PRT4_AMUX
#define Pin_6__BIE CYREG_PRT4_BIE
#define Pin_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_6__BYP CYREG_PRT4_BYP
#define Pin_6__CTL CYREG_PRT4_CTL
#define Pin_6__DM0 CYREG_PRT4_DM0
#define Pin_6__DM1 CYREG_PRT4_DM1
#define Pin_6__DM2 CYREG_PRT4_DM2
#define Pin_6__DR CYREG_PRT4_DR
#define Pin_6__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_6__MASK 0x10u
#define Pin_6__PORT 4u
#define Pin_6__PRT CYREG_PRT4_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_6__PS CYREG_PRT4_PS
#define Pin_6__SHIFT 4
#define Pin_6__SLW CYREG_PRT4_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT0_PC6
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 6
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 6
#define Tx_1__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E09E069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
