module shifter (
    input clk,  // clock
    input rst,  // reset
    input a[8],
    input b[5],
    input alufn[6],
    output sum[8]
  ) {

  .clk(clk) {
    .rst(rst) {}
  }
  
  always {
  
    sum = 8h00;
    
    if (alufn[1:0] == 2b00) {
      sum = a << b;
    }
    
    else if (alufn[1:0] == 2b10) {
      sum = a >> b;
    }
    
    else if (alufn[1:0] == 2b11) {
      sum = $signed(a) >>> b;
    }
    
  }
}
