Analysis & Synthesis report for CEG3156Lab1
Mon Feb 09 15:17:13 2026
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: topaddnew:inst|smallALU:inst2|genericComparator:comp_inst
 15. Parameter Settings for User Entity Instance: topaddnew:inst|smallALU:inst2|genericAdder:sub_inst
 16. Parameter Settings for User Entity Instance: topaddnew:inst|genericRegister:inst
 17. Parameter Settings for User Entity Instance: topaddnew:inst|genericRegister:inst1
 18. Parameter Settings for User Entity Instance: topaddnew:inst|genericComparator:inst6
 19. Parameter Settings for User Entity Instance: topaddnew:inst|genericAdder:inst9
 20. Parameter Settings for User Entity Instance: topaddnew:inst|genericComparator:inst11
 21. Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericAdder:decrementer
 22. Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericMux2to1:input_mux
 23. Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericRegister:count_reg
 24. Parameter Settings for User Entity Instance: topaddnew:inst|IncReg:inst13|genericAdder:u_inc
 25. Parameter Settings for User Entity Instance: topaddnew:inst|genericMux2to1:inst4
 26. Parameter Settings for User Entity Instance: topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst
 27. Parameter Settings for User Entity Instance: lpm_constant5:inst7|lpm_constant:LPM_CONSTANT_component
 28. Parameter Settings for User Entity Instance: lpm_constant7:inst9|lpm_constant:LPM_CONSTANT_component
 29. Parameter Settings for User Entity Instance: lpm_constant6:inst8|lpm_constant:LPM_CONSTANT_component
 30. Parameter Settings for User Entity Instance: lpm_constant8:inst10|lpm_constant:LPM_CONSTANT_component
 31. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:0:dff_inst"
 32. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:1:dff_inst"
 33. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:2:dff_inst"
 34. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:3:dff_inst"
 35. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:4:dff_inst"
 36. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:5:dff_inst"
 37. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:6:dff_inst"
 38. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:7:dff_inst"
 39. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:8:dff_inst"
 40. Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst"
 41. Port Connectivity Checks: "topaddnew:inst|IncReg:inst13|genericAdder:u_inc"
 42. Port Connectivity Checks: "topaddnew:inst|Counter:inst5|genericAdder:decrementer"
 43. Port Connectivity Checks: "topaddnew:inst|genericComparator:inst11|oneBitComparator:comp_msb"
 44. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst"
 45. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:1:bit_inst"
 46. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:2:bit_inst"
 47. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:3:bit_inst"
 48. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:4:bit_inst"
 49. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:5:bit_inst"
 50. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:6:bit_inst"
 51. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:7:bit_inst"
 52. Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:8:bit_inst"
 53. Port Connectivity Checks: "topaddnew:inst|genericComparator:inst6|oneBitComparator:comp_msb"
 54. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:0:bit_inst"
 55. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:1:bit_inst"
 56. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:2:bit_inst"
 57. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:3:bit_inst"
 58. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:4:bit_inst"
 59. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:5:bit_inst"
 60. Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:6:bit_inst"
 61. Port Connectivity Checks: "topaddnew:inst|smallALU:inst2|genericAdder:sub_inst"
 62. Port Connectivity Checks: "topaddnew:inst|smallALU:inst2|genericComparator:comp_inst|oneBitComparator:comp_msb"
 63. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF7"
 64. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF6"
 65. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF5"
 66. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF4"
 67. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF3"
 68. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF2"
 69. Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF1"
 70. Port Connectivity Checks: "ControlPathAdder:inst2|enASdFF_2:FF0"
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 09 15:17:13 2026           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CEG3156Lab1                                     ;
; Top-level Entity Name              ; adder                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 60                                              ;
;     Total combinational functions  ; 58                                              ;
;     Dedicated logic registers      ; 42                                              ;
; Total registers                    ; 42                                              ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; adder              ; CEG3156Lab1        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; oneBitComparator.vhd             ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/oneBitComparator.vhd                   ;         ;
; eightBitMux2to1.vhd              ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd                    ;         ;
; oneBitAdder.vhd                  ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/oneBitAdder.vhd                        ;         ;
; smallALU.vhd                     ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd                           ;         ;
; enARdFF_2.vhd                    ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/enARdFF_2.vhd                          ;         ;
; genericComparator.vhd            ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd                  ;         ;
; genericRegister.vhd              ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd                    ;         ;
; genericAdder.vhd                 ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd                       ;         ;
; genericMux2to1.vhd               ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd                     ;         ;
; shiftRegister9.vhd               ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd                     ;         ;
; Counter.vhd                      ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd                            ;         ;
; topaddnew.bdf                    ; yes             ; User Block Diagram/Schematic File  ; H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf                          ;         ;
; significandReg.vhd               ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/significandReg.vhd                     ;         ;
; IncReg.vhd                       ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd                             ;         ;
; adder.bdf                        ; yes             ; User Block Diagram/Schematic File  ; H:/CEG3156 Labs/CEG3156Lab1/adder.bdf                              ;         ;
; ControlPathAdder.vhd             ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd                   ;         ;
; enASdFF_2.vhd                    ; yes             ; User VHDL File                     ; H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd                          ;         ;
; output_files/lpm_constant5.vhd   ; yes             ; User Wizard-Generated File         ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd         ;         ;
; output_files/lpm_constant6.vhd   ; yes             ; User Wizard-Generated File         ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd         ;         ;
; output_files/lpm_constant7.vhd   ; yes             ; User Wizard-Generated File         ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd         ;         ;
; output_files/lpm_constant8.vhd   ; yes             ; User Wizard-Generated File         ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd         ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 60             ;
;                                             ;                ;
; Total combinational functions               ; 58             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 21             ;
;     -- 3 input functions                    ; 26             ;
;     -- <=2 input functions                  ; 11             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 58             ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 42             ;
;     -- Dedicated logic registers            ; 42             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 25             ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; resetbar~input ;
; Maximum fan-out                             ; 43             ;
; Total fan-out                               ; 399            ;
; Average fan-out                             ; 2.66           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; |adder                                          ; 58 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |adder                                                                                                ; work         ;
;    |ControlPathAdder:inst2|                     ; 8 (7)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2                                                                         ; work         ;
;       |enARdFF_2:FF1|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF1                                                           ; work         ;
;       |enARdFF_2:FF2|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF2                                                           ; work         ;
;       |enARdFF_2:FF3|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF3                                                           ; work         ;
;       |enARdFF_2:FF4|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF4                                                           ; work         ;
;       |enARdFF_2:FF5|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF5                                                           ; work         ;
;       |enARdFF_2:FF6|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF6                                                           ; work         ;
;       |enARdFF_2:FF7|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enARdFF_2:FF7                                                           ; work         ;
;       |enASdFF_2:FF0|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|ControlPathAdder:inst2|enASdFF_2:FF0                                                           ; work         ;
;    |topaddnew:inst|                             ; 50 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst                                                                                 ; work         ;
;       |Counter:inst5|                           ; 15 (4)            ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5                                                                   ; work         ;
;          |genericAdder:decrementer|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericAdder:decrementer                                          ; work         ;
;             |oneBitAdder:\gen_adder:3:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericAdder:decrementer|oneBitAdder:\gen_adder:3:add_inst        ; work         ;
;          |genericMux2to1:input_mux|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux                                          ; work         ;
;             |oneBitMux2to1:\gen_mux:0:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:0:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:1:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:1:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:2:mux_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:2:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:3:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:3:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:4:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:4:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:5:mux_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:5:mux_inst        ; work         ;
;             |oneBitMux2to1:\gen_mux:6:mux_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:6:mux_inst        ; work         ;
;          |genericRegister:count_reg|            ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg                                         ; work         ;
;             |enARdFF_2:\gen_reg:0:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:0:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:1:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:1:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:2:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:2:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:3:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:3:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:4:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:4:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:5:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:5:bit_inst           ; work         ;
;             |enARdFF_2:\gen_reg:6:bit_inst|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|Counter:inst5|genericRegister:count_reg|enARdFF_2:\gen_reg:6:bit_inst           ; work         ;
;       |IncReg:inst13|                           ; 9 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13                                                                   ; work         ;
;          |genericAdder:u_inc|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc                                                ; work         ;
;             |oneBitAdder:\gen_adder:1:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:1:add_inst              ; work         ;
;             |oneBitAdder:\gen_adder:2:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:2:add_inst              ; work         ;
;             |oneBitAdder:\gen_adder:3:add_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:3:add_inst              ; work         ;
;             |oneBitAdder:\gen_adder:4:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:4:add_inst              ; work         ;
;             |oneBitAdder:\gen_adder:5:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:5:add_inst              ; work         ;
;             |oneBitAdder:\gen_adder:6:add_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|IncReg:inst13|genericAdder:u_inc|oneBitAdder:\gen_adder:6:add_inst              ; work         ;
;       |SignificandReg:inst7|                    ; 10 (8)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7                                                            ; work         ;
;          |enARdFF_2:\gen_reg:0:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:0:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:1:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:1:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:2:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:2:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:3:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:3:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:4:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:4:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:5:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:5:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:6:bit_inst|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:6:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:7:bit_inst|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:7:bit_inst                              ; work         ;
;          |enARdFF_2:\gen_reg:8:bit_inst|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:8:bit_inst                              ; work         ;
;       |genericAdder:inst9|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericAdder:inst9                                                              ; work         ;
;          |oneBitAdder:\gen_adder:8:add_inst|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericAdder:inst9|oneBitAdder:\gen_adder:8:add_inst                            ; work         ;
;       |genericComparator:inst11|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericComparator:inst11                                                        ; work         ;
;          |oneBitComparator:\gen_comp:0:comp|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericComparator:inst11|oneBitComparator:\gen_comp:0:comp                      ; work         ;
;       |genericRegister:inst1|                   ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericRegister:inst1                                                           ; work         ;
;          |enARdFF_2:\gen_reg:6:bit_inst|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:6:bit_inst                             ; work         ;
;       |shiftRegister9:inst12|                   ; 11 (1)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12                                                           ; work         ;
;          |enARdFF_2:\gen_bits:0:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:0:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:1:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:1:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:2:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:2:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:3:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:3:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:4:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:4:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:5:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:5:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:6:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:6:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:7:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:7:dff_inst                            ; work         ;
;          |enARdFF_2:\gen_bits:8:dff_inst|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:8:dff_inst                            ; work         ;
;          |genericMux2to1:mux_inst|              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst                                   ; work         ;
;             |oneBitMux2to1:\gen_mux:0:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:0:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:1:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:1:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:2:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:2:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:3:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:3:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:4:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:4:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:5:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:5:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:6:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:6:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:7:mux_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:7:mux_inst ; work         ;
;             |oneBitMux2to1:\gen_mux:8:mux_inst| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder|topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst|oneBitMux2to1:\gen_mux:8:mux_inst ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------+
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |adder|lpm_constant5:inst7  ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |adder|lpm_constant6:inst8  ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |adder|lpm_constant7:inst9  ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |adder|lpm_constant8:inst10 ; H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                                   ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:0:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:1:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:2:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:3:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:4:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:5:bit_inst|int_q ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:6:bit_inst|int_q  ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:5:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:4:bit_inst|int_q  ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:4:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:3:bit_inst|int_q  ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:3:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:2:bit_inst|int_q  ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:2:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:1:bit_inst|int_q  ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:1:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:0:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:6:bit_inst|int_q ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:1:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:2:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:3:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:4:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:5:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:7:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:8:bit_inst|int_q  ; Merged with topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:6:bit_inst|int_q  ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q  ; Stuck at GND due to stuck port data_in                                               ;
; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:6:bit_inst|int_q  ; Merged with topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:6:bit_inst|int_q ;
; Total Number of Removed Registers = 22                                   ;                                                                                      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; topaddnew:inst|genericRegister:inst1|enARdFF_2:\gen_reg:0:bit_inst|int_q ; Stuck at GND              ; topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst|int_q ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; ControlPathAdder:inst2|enASdFF_2:FF0|int_q ; 15      ;
; Total number of inverted registers = 1     ;         ;
+--------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |adder|topaddnew:inst|SignificandReg:inst7|enARdFF_2:\gen_reg:6:bit_inst|int_q ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |adder|topaddnew:inst|IncReg:inst13|reg_q[6]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|smallALU:inst2|genericComparator:comp_inst ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|smallALU:inst2|genericAdder:sub_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericRegister:inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericRegister:inst1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 7     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericComparator:inst6 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericAdder:inst9 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericComparator:inst11 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericAdder:decrementer ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericMux2to1:input_mux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|Counter:inst5|genericRegister:count_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|IncReg:inst13|genericAdder:u_inc ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|genericMux2to1:inst4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant5:inst7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                               ;
; LPM_CVALUE         ; 63               ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_ih6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant7:inst9|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 7                ; Signed Integer                                               ;
; LPM_CVALUE         ; 64               ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_uf6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant6:inst8|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                               ;
; LPM_CVALUE         ; 64               ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_vf6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant8:inst10|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                ;
; LPM_CVALUE         ; 64               ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_vf6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:0:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:1:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:2:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:3:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:4:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:5:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:6:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:7:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|enARdFF_2:\gen_bits:8:dff_inst"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; i_a[8] ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|IncReg:inst13|genericAdder:u_inc"                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_carryin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|Counter:inst5|genericAdder:decrementer"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericComparator:inst11|oneBitComparator:comp_msb" ;
+--------------+-------+----------+-------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                     ;
+--------------+-------+----------+-------------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                                ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                                ;
+--------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:0:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:1:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:2:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:3:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:4:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:5:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:6:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:7:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|SignificandReg:inst8|enARdFF_2:\gen_reg:8:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericComparator:inst6|oneBitComparator:comp_msb" ;
+--------------+-------+----------+------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                    ;
+--------------+-------+----------+------------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                               ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                               ;
+--------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:0:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:1:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:2:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:3:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:4:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:5:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|genericRegister:inst|enARdFF_2:\gen_reg:6:bit_inst"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|smallALU:inst2|genericAdder:sub_inst"                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_carryin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topaddnew:inst|smallALU:inst2|genericComparator:comp_inst|oneBitComparator:comp_msb" ;
+--------------+-------+----------+-------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                       ;
+--------------+-------+----------+-------------------------------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                                                  ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF7"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF6"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF5"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF4"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF3"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF2"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enARdFF_2:FF1"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlPathAdder:inst2|enASdFF_2:FF0"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_d      ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 09 15:16:56 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd
    Info (12022): Found design unit 1: eightBitComparator-structural
    Info (12023): Found entity 1: eightBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 4 design units, including 2 entities, in source file eightbitmux2to1.vhd
    Info (12022): Found design unit 1: oneBitMux2to1-structural
    Info (12022): Found design unit 2: eightBitMux2to1-structural
    Info (12023): Found entity 1: oneBitMux2to1
    Info (12023): Found entity 2: eightBitMux2to1
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file eightbitadder.vhd
    Info (12022): Found design unit 1: eightBitAdder-structural
    Info (12023): Found entity 1: eightBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file smallalu.vhd
    Info (12022): Found design unit 1: smallALU-structural
    Info (12023): Found entity 1: smallALU
Info (12021): Found 2 design units, including 1 entities, in source file bigalu.vhd
    Info (12022): Found design unit 1: bigALU-structural
    Info (12023): Found entity 1: bigALU
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file ninebitadder.vhd
    Info (12022): Found design unit 1: nineBitAdder-structural
    Info (12023): Found entity 1: nineBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file genericcomparator.vhd
    Info (12022): Found design unit 1: genericComparator-structural
    Info (12023): Found entity 1: genericComparator
Info (12021): Found 2 design units, including 1 entities, in source file genericregister.vhd
    Info (12022): Found design unit 1: genericRegister-structural
    Info (12023): Found entity 1: genericRegister
Info (12021): Found 2 design units, including 1 entities, in source file genericadder.vhd
    Info (12022): Found design unit 1: genericAdder-structural
    Info (12023): Found entity 1: genericAdder
Info (12021): Found 2 design units, including 1 entities, in source file genericmux2to1.vhd
    Info (12022): Found design unit 1: genericMux2to1-structural
    Info (12023): Found entity 1: genericMux2to1
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister9.vhd
    Info (12022): Found design unit 1: shiftRegister9-structural
    Info (12023): Found entity 1: shiftRegister9
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-structural
    Info (12023): Found entity 1: Counter
Info (12021): Found 2 design units, including 1 entities, in source file fpaddcontroller.vhd
    Info (12022): Found design unit 1: fpAddController-structural
    Info (12023): Found entity 1: fpAddController
Info (12021): Found 2 design units, including 1 entities, in source file structuralshiftcontroller.vhd
    Info (12022): Found design unit 1: structuralShiftController-structural
    Info (12023): Found entity 1: structuralShiftController
Info (12021): Found 2 design units, including 1 entities, in source file normalizationcontroller.vhd
    Info (12022): Found design unit 1: normalizationController-structural
    Info (12023): Found entity 1: normalizationController
Info (12021): Found 1 design units, including 1 entities, in source file toplevelfpadder.bdf
    Info (12023): Found entity 1: toplevelfpadder
Info (12021): Found 2 design units, including 1 entities, in source file exponentincrementer.vhd
    Info (12022): Found design unit 1: exponentIncrementer-structural
    Info (12023): Found entity 1: exponentIncrementer
Info (12021): Found 2 design units, including 1 entities, in source file complementreg.vhd
    Info (12022): Found design unit 1: complementReg-structural
    Info (12023): Found entity 1: complementReg
Info (12021): Found 1 design units, including 1 entities, in source file topaddnew.bdf
    Info (12023): Found entity 1: topaddnew
Info (12021): Found 2 design units, including 1 entities, in source file significandreg.vhd
    Info (12022): Found design unit 1: SignificandReg-structural
    Info (12023): Found entity 1: SignificandReg
Info (12021): Found 2 design units, including 1 entities, in source file increg.vhd
    Info (12022): Found design unit 1: IncReg-structural
    Info (12023): Found entity 1: IncReg
Info (12021): Found 1 design units, including 1 entities, in source file adder.bdf
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file controlpathadder.vhd
    Info (12022): Found design unit 1: ControlPathAdder-structural
    Info (12023): Found entity 1: ControlPathAdder
Info (12021): Found 2 design units, including 1 entities, in source file enasdff_2.vhd
    Info (12022): Found design unit 1: enASdFF_2-rtl
    Info (12023): Found entity 1: enASdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1-SYN
    Info (12023): Found entity 1: lpm_constant1
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2-SYN
    Info (12023): Found entity 1: lpm_constant2
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant3.vhd
    Info (12022): Found design unit 1: lpm_constant3-SYN
    Info (12023): Found entity 1: lpm_constant3
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant4.vhd
    Info (12022): Found design unit 1: lpm_constant4-SYN
    Info (12023): Found entity 1: lpm_constant4
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant5.vhd
    Info (12022): Found design unit 1: lpm_constant5-SYN
    Info (12023): Found entity 1: lpm_constant5
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant6.vhd
    Info (12022): Found design unit 1: lpm_constant6-SYN
    Info (12023): Found entity 1: lpm_constant6
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant7.vhd
    Info (12022): Found design unit 1: lpm_constant7-SYN
    Info (12023): Found entity 1: lpm_constant7
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_constant8.vhd
    Info (12022): Found design unit 1: lpm_constant8-SYN
    Info (12023): Found entity 1: lpm_constant8
Info (12127): Elaborating entity "adder" for the top level hierarchy
Info (12128): Elaborating entity "ControlPathAdder" for hierarchy "ControlPathAdder:inst2"
Warning (10540): VHDL Signal Declaration warning at ControlPathAdder.vhd(40): used explicit default value for signal "vcc" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ControlPathAdder.vhd(41): used explicit default value for signal "gnd" because signal was never assigned a value
Info (12128): Elaborating entity "enASdFF_2" for hierarchy "ControlPathAdder:inst2|enASdFF_2:FF0"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "ControlPathAdder:inst2|enARdFF_2:FF1"
Info (12128): Elaborating entity "topaddnew" for hierarchy "topaddnew:inst"
Warning (275011): Block or symbol "genericComparator" of instance "inst11" overlaps another block or symbol
Warning (275009): Pin "two" not connected
Info (12128): Elaborating entity "smallALU" for hierarchy "topaddnew:inst|smallALU:inst2"
Warning (10540): VHDL Signal Declaration warning at smallALU.vhd(16): used explicit default value for signal "vcc" because signal was never assigned a value
Info (12128): Elaborating entity "genericComparator" for hierarchy "topaddnew:inst|smallALU:inst2|genericComparator:comp_inst"
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "topaddnew:inst|smallALU:inst2|genericComparator:comp_inst|oneBitComparator:comp_msb"
Info (12128): Elaborating entity "genericAdder" for hierarchy "topaddnew:inst|smallALU:inst2|genericAdder:sub_inst"
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "topaddnew:inst|smallALU:inst2|genericAdder:sub_inst|oneBitAdder:add0"
Info (12128): Elaborating entity "genericRegister" for hierarchy "topaddnew:inst|genericRegister:inst"
Warning (10036): Verilog HDL or VHDL warning at genericRegister.vhd(29): object "w_unusedQbar" assigned a value but never read
Info (12128): Elaborating entity "genericComparator" for hierarchy "topaddnew:inst|genericComparator:inst6"
Info (12128): Elaborating entity "genericAdder" for hierarchy "topaddnew:inst|genericAdder:inst9"
Info (12128): Elaborating entity "SignificandReg" for hierarchy "topaddnew:inst|SignificandReg:inst8"
Info (12128): Elaborating entity "genericComparator" for hierarchy "topaddnew:inst|genericComparator:inst11"
Info (12128): Elaborating entity "Counter" for hierarchy "topaddnew:inst|Counter:inst5"
Warning (10540): VHDL Signal Declaration warning at Counter.vhd(20): used explicit default value for signal "w_minusOne" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Counter.vhd(21): object "w_unusedCarry" assigned a value but never read
Info (12128): Elaborating entity "genericMux2to1" for hierarchy "topaddnew:inst|Counter:inst5|genericMux2to1:input_mux"
Info (12128): Elaborating entity "oneBitMux2to1" for hierarchy "topaddnew:inst|Counter:inst5|genericMux2to1:input_mux|oneBitMux2to1:\gen_mux:6:mux_inst"
Info (12128): Elaborating entity "IncReg" for hierarchy "topaddnew:inst|IncReg:inst13"
Warning (10036): Verilog HDL or VHDL warning at IncReg.vhd(35): object "inc_cout" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at IncReg.vhd(36): used implicit default value for signal "doneOp" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "o_done" at IncReg.vhd(14)
Info (12128): Elaborating entity "genericMux2to1" for hierarchy "topaddnew:inst|genericMux2to1:inst4"
Info (12128): Elaborating entity "shiftRegister9" for hierarchy "topaddnew:inst|shiftRegister9:inst12"
Info (12128): Elaborating entity "genericMux2to1" for hierarchy "topaddnew:inst|shiftRegister9:inst12|genericMux2to1:mux_inst"
Info (12128): Elaborating entity "lpm_constant5" for hierarchy "lpm_constant5:inst7"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant5:inst7|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant5:inst7|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant5:inst7|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "63"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "lpm_constant7" for hierarchy "lpm_constant7:inst9"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant7:inst9|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant7:inst9|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant7:inst9|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "64"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "7"
Info (12128): Elaborating entity "lpm_constant6" for hierarchy "lpm_constant6:inst8"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant6:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant6:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant6:inst8|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "64"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "lpm_constant8" for hierarchy "lpm_constant8:inst10"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 85 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 60 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Mon Feb 09 15:17:13 2026
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:05


