{
    "nl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/36-openroad-resizertimingpostcts/ALU.nl.v",
    "pnl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/36-openroad-resizertimingpostcts/ALU.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/38-openroad-globalrouting/ALU.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/38-openroad-globalrouting/ALU.odb",
    "sdc": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/36-openroad-resizertimingpostcts/ALU.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/12-openroad-staprepnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/12-openroad-staprepnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/12-openroad-staprepnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/05-yosys-jsonheader/ALU.h.json",
    "vh": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/28-odb-writeverilogheader/ALU.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 7903,
        "design__instance__area": 53077.2,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00641723,
        "power__switching__total": 0.00578267,
        "power__leakage__total": 2.57459e-08,
        "power__total": 0.0121999,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.437551,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.433311,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31852,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.29281,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31852,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.29281,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3601,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 95,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -7.717124935287874,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -294.50542038651525,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -7.717124935287874,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 57,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -7.717125,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 57,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 424,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 95,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.404386757747886,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.0090240317772484,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 5,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 5,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.404387,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 19,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.437551,
        "clock__skew__worst_setup": 0.433311,
        "timing__hold__ws": 0.31852,
        "timing__setup__ws": 5.29281,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.31852,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 5.29281,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 392.81 403.53",
        "design__core__bbox": "5.52 10.88 386.86 391.68",
        "design__io": 104,
        "design__die__area": 158511,
        "design__core__area": 145214,
        "design__instance__count__stdcell": 7903,
        "design__instance__area__stdcell": 53077.2,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.365509,
        "design__instance__utilization__stdcell": 0.365509,
        "design__instance__count__class:inverter": 415,
        "design__instance__count__class:sequential_cell": 314,
        "design__instance__count__class:multi_input_combinational_cell": 4221,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 280,
        "design__instance__count__class:tap_cell": 2059,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 102,
        "design__io__hpwl": 6188076,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 1776.67,
        "design__instance__displacement__mean": 0.217,
        "design__instance__displacement__max": 8.74,
        "route__wirelength__estimated": 161568,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 829,
        "design__instance__count__class:clock_buffer": 37,
        "design__instance__count__class:clock_inverter": 27,
        "design__instance__count__setup_buffer": 101,
        "design__instance__count__hold_buffer": 168,
        "design__instance__count__class:timing_repair_inverter": 1,
        "antenna__violating__nets": 13,
        "antenna__violating__pins": 14,
        "route__antenna_violation__count": 13
    }
}