$date
	Thu May 16 18:22:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 4 ( out [3:0] $end
$var reg 1 ) buff_a $end
$var reg 1 * buff_b $end
$var reg 4 + count [3:0] $end
$scope module fa_inst $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 , carry $end
$var reg 4 - out [3:0] $end
$var reg 1 . sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
b0 -
0,
b0 +
0*
0)
b0 (
b0 '
b0 &
1%
1$
b0 #
b0 "
b0 !
$end
#5000
0$
#10000
b1 +
1$
0%
#15000
0$
#20000
b10 +
1$
#25000
0$
#30000
b11 +
1$
#35000
0$
#40000
b100 +
1$
b10 #
b10 '
b1 "
b1 &
#45000
0$
#50000
b0 +
1$
#55000
0$
#60000
1)
b1 +
1$
#65000
0$
#70000
1*
0)
b10 +
1.
1$
#75000
0$
#80000
b1000 !
b1000 (
b1000 -
0*
b11 +
1$
b1 #
b1 '
b0 "
b0 &
#85000
0$
#90000
b100 +
b1100 !
b1100 (
b1100 -
0.
1$
#95000
0$
#100000
b110 !
b110 (
b110 -
b0 +
1$
#105000
0$
#110000
1*
b1 +
b11 !
b11 (
b11 -
1$
#115000
0$
#120000
b1 !
b1 (
b1 -
1.
1)
b10 +
1$
b10 #
b10 '
b11 "
b11 &
#125000
0$
#130000
0*
0)
b11 +
b1000 !
b1000 (
b1000 -
1,
0.
1$
#135000
0$
#140000
b100 !
b100 (
b100 -
0,
1.
b100 +
1$
#145000
0$
#150000
b0 +
b1010 !
b1010 (
b1010 -
0.
1$
#155000
0$
#160000
b101 !
b101 (
b101 -
b1 +
1$
b0 #
b0 '
b0 "
b0 &
#165000
0$
#170000
b10 +
b10 !
b10 (
b10 -
1$
#175000
0$
#180000
b1 !
b1 (
b1 -
b11 +
1$
#185000
0$
#190000
b100 +
b0 !
b0 (
b0 -
1$
#195000
0$
#200000
b0 +
1$
#205000
0$
#210000
b1 +
1$
#215000
0$
#220000
b10 +
1$
#225000
0$
#230000
b11 +
1$
#235000
0$
#240000
b100 +
1$
#245000
0$
#250000
b0 +
1$
#255000
0$
#260000
b1 +
1$
