Classic Timing Analyzer report for DE2_Clock
Mon Jun 13 14:45:05 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From              ; To                ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.846 ns                         ; sel[3]            ; DATA_BUS_VALUE[6] ; --         ; clk_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.089 ns                        ; DATA_BUS_VALUE[5] ; DATA_BUS[5]       ; clk_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.724 ns                         ; sel[1]            ; DATA_BUS_VALUE[2] ; --         ; clk_50Mhz ; 0            ;
; Clock Setup: 'clk_50Mhz'     ; N/A   ; None          ; 257.14 MHz ( period = 3.889 ns ) ; state.WRITE_CHAR3 ; DATA_BUS_VALUE[1] ; clk_50Mhz  ; clk_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                   ;                   ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50Mhz'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 259.07 MHz ( period = 3.860 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; state.WRITE_CHAR9   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; state.WRITE_CHAR2   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; state.HOLD          ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; state.WRITE_CHAR2   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; state.RESET1        ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; state.WRITE_CHAR5   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; state.FUNC_SET      ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; state.WRITE_CHAR10  ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 289.69 MHz ( period = 3.452 ns )                    ; state.WRITE_CHAR1   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 294.29 MHz ( period = 3.398 ns )                    ; state.WRITE_CHAR5   ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; state.RESET2        ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; state.WRITE_CHAR1   ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; state.WRITE_CHAR1   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; state.WRITE_CHAR5   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; state.WRITE_CHAR9   ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; state.WRITE_CHAR9   ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; state.WRITE_CHAR8   ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.93 MHz ( period = 3.312 ns )                    ; DATA_BUS_VALUE[3]   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; state.WRITE_CHAR7   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; state.WRITE_CHAR1   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; state.RESET3        ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; state.WRITE_CHAR6   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; state.WRITE_CHAR5   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; state.TOGGLE_E      ; LCD_RS~reg0         ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; state.WRITE_CHAR1   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; state.WRITE_CHAR7   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; state.TOGGLE_E      ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; CLK_COUNT_400HZ[14] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; state.HOLD          ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; state.WRITE_CHAR6   ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; state.WRITE_CHAR7   ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 320.62 MHz ( period = 3.119 ns )                    ; state.HOLD          ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 322.37 MHz ( period = 3.102 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; CLK_COUNT_400HZ[16] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; state.WRITE_CHAR2   ; DATA_BUS_VALUE[1]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; state.RESET1        ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; state.WRITE_CHAR8   ; DATA_BUS_VALUE[2]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; state.TOGGLE_E      ; DATA_BUS_VALUE[6]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.26 MHz ( period = 3.065 ns )                    ; CLK_COUNT_400HZ[15] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; state.TOGGLE_E      ; DATA_BUS_VALUE[0]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.87 MHz ( period = 3.050 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; state.RESET1        ; DATA_BUS_VALUE[5]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; state.WRITE_CHAR3   ; DATA_BUS_VALUE[5]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 329.16 MHz ( period = 3.038 ns )                    ; state.HOLD          ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 329.38 MHz ( period = 3.036 ns )                    ; CLK_COUNT_400HZ[18] ; CLK_400HZ           ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; state.WRITE_CHAR4   ; DATA_BUS_VALUE[5]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; state.TOGGLE_E      ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 332.12 MHz ( period = 3.011 ns )                    ; state.WRITE_CHAR6   ; DATA_BUS_VALUE[4]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; state.FUNC_SET      ; DATA_BUS_VALUE[3]   ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 335.35 MHz ( period = 2.982 ns )                    ; CLK_COUNT_400HZ[0]  ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 336.47 MHz ( period = 2.972 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 2.756 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                     ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+--------+---------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                  ; To Clock  ;
+-------+--------------+------------+--------+---------------------+-----------+
; N/A   ; None         ; 5.846 ns   ; sel[3] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A   ; None         ; 5.796 ns   ; reset  ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
; N/A   ; None         ; 5.768 ns   ; sel[5] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A   ; None         ; 5.515 ns   ; reset  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
; N/A   ; None         ; 5.486 ns   ; reset  ; CLK_400HZ           ; clk_50Mhz ;
; N/A   ; None         ; 5.289 ns   ; sel[3] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 5.090 ns   ; sel[3] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 5.087 ns   ; sel[5] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 5.077 ns   ; sel[3] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 5.068 ns   ; sel[5] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 4.959 ns   ; sel[4] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 4.869 ns   ; sel[5] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 4.858 ns   ; sel[4] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 4.856 ns   ; sel[5] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 4.659 ns   ; sel[4] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 4.646 ns   ; sel[4] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 4.595 ns   ; sel[4] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 4.401 ns   ; sel[3] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 4.323 ns   ; sel[5] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 4.239 ns   ; sel[2] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 4.064 ns   ; sel[3] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 3.905 ns   ; sel[0] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 3.599 ns   ; sel[2] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 3.514 ns   ; sel[4] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 3.470 ns   ; sel[1] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 3.215 ns   ; sel[0] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 3.137 ns   ; sel[2] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 3.023 ns   ; sel[0] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 2.959 ns   ; sel[1] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A   ; None         ; 2.912 ns   ; sel[1] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 2.794 ns   ; sel[2] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 2.739 ns   ; sel[0] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 2.697 ns   ; sel[1] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A   ; None         ; 2.445 ns   ; sel[0] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A   ; None         ; 2.374 ns   ; sel[1] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 2.241 ns   ; sel[2] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A   ; None         ; 2.030 ns   ; sel[2] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A   ; None         ; 1.907 ns   ; sel[0] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 1.514 ns   ; sel[1] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A   ; None         ; 1.428 ns   ; sel[3] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A   ; None         ; 0.952 ns   ; sel[5] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A   ; None         ; 0.870 ns   ; sel[4] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A   ; None         ; 0.848 ns   ; sel[0] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A   ; None         ; 0.648 ns   ; sel[1] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A   ; None         ; 0.511 ns   ; sel[2] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
+-------+--------------+------------+--------+---------------------+-----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To          ; From Clock ;
+-------+--------------+------------+-------------------+-------------+------------+
; N/A   ; None         ; 11.089 ns  ; DATA_BUS_VALUE[5] ; DATA_BUS[5] ; clk_50Mhz  ;
; N/A   ; None         ; 11.038 ns  ; DATA_BUS_VALUE[6] ; DATA_BUS[6] ; clk_50Mhz  ;
; N/A   ; None         ; 10.902 ns  ; DATA_BUS_VALUE[2] ; DATA_BUS[2] ; clk_50Mhz  ;
; N/A   ; None         ; 10.851 ns  ; DATA_BUS_VALUE[1] ; DATA_BUS[1] ; clk_50Mhz  ;
; N/A   ; None         ; 10.544 ns  ; DATA_BUS_VALUE[7] ; DATA_BUS[7] ; clk_50Mhz  ;
; N/A   ; None         ; 9.892 ns   ; DATA_BUS_VALUE[3] ; DATA_BUS[3] ; clk_50Mhz  ;
; N/A   ; None         ; 9.787 ns   ; LCD_E~reg0        ; LCD_E       ; clk_50Mhz  ;
; N/A   ; None         ; 9.396 ns   ; DATA_BUS_VALUE[0] ; DATA_BUS[0] ; clk_50Mhz  ;
; N/A   ; None         ; 9.161 ns   ; DATA_BUS_VALUE[4] ; DATA_BUS[4] ; clk_50Mhz  ;
; N/A   ; None         ; 9.152 ns   ; LCD_RS~reg0       ; LCD_RS      ; clk_50Mhz  ;
+-------+--------------+------------+-------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+--------+---------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                  ; To Clock  ;
+---------------+-------------+-----------+--------+---------------------+-----------+
; N/A           ; None        ; 1.724 ns  ; sel[1] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; 1.558 ns  ; sel[2] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; 1.049 ns  ; sel[2] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; 1.039 ns  ; sel[1] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; 0.898 ns  ; sel[1] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; 0.890 ns  ; sel[1] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; 0.885 ns  ; sel[1] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; 0.815 ns  ; sel[2] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; 0.807 ns  ; sel[2] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; 0.769 ns  ; sel[0] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; 0.758 ns  ; sel[2] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; 0.734 ns  ; sel[2] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; 0.727 ns  ; sel[5] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; 0.688 ns  ; sel[4] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; 0.671 ns  ; sel[4] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; 0.649 ns  ; sel[1] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; 0.476 ns  ; sel[2] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; 0.350 ns  ; sel[5] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; 0.346 ns  ; sel[1] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; 0.344 ns  ; sel[4] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; 0.283 ns  ; sel[3] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; 0.241 ns  ; sel[5] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; 0.237 ns  ; sel[0] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; 0.153 ns  ; sel[0] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; 0.149 ns  ; sel[0] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; 0.097 ns  ; sel[5] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; 0.087 ns  ; sel[4] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; 0.077 ns  ; sel[4] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; -0.009 ns ; sel[0] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; -0.014 ns ; sel[5] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; -0.074 ns ; sel[0] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; -0.153 ns ; sel[5] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; -0.183 ns ; sel[3] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; -0.249 ns ; sel[3] ; DATA_BUS_VALUE[1]   ; clk_50Mhz ;
; N/A           ; None        ; -0.264 ns ; sel[4] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; -0.376 ns ; sel[3] ; DATA_BUS_VALUE[0]   ; clk_50Mhz ;
; N/A           ; None        ; -0.388 ns ; sel[5] ; DATA_BUS_VALUE[4]   ; clk_50Mhz ;
; N/A           ; None        ; -0.406 ns ; sel[3] ; DATA_BUS_VALUE[5]   ; clk_50Mhz ;
; N/A           ; None        ; -0.447 ns ; sel[0] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; -0.562 ns ; sel[4] ; DATA_BUS_VALUE[2]   ; clk_50Mhz ;
; N/A           ; None        ; -0.736 ns ; sel[3] ; DATA_BUS_VALUE[3]   ; clk_50Mhz ;
; N/A           ; None        ; -0.792 ns ; sel[3] ; DATA_BUS_VALUE[6]   ; clk_50Mhz ;
; N/A           ; None        ; -5.256 ns ; reset  ; CLK_400HZ           ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[6]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[7]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[9]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[8]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[4]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[5]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[2]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[3]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[1]  ; clk_50Mhz ;
; N/A           ; None        ; -5.285 ns ; reset  ; CLK_COUNT_400HZ[0]  ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[11] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[10] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[16] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[17] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[18] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[19] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[15] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[12] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[14] ; clk_50Mhz ;
; N/A           ; None        ; -5.566 ns ; reset  ; CLK_COUNT_400HZ[13] ; clk_50Mhz ;
+---------------+-------------+-----------+--------+---------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 13 14:45:04 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50Mhz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_400HZ" as buffer
Info: Clock "clk_50Mhz" has Internal fmax of 257.14 MHz between source register "state.WRITE_CHAR3" and destination register "DATA_BUS_VALUE[1]" (period= 3.889 ns)
    Info: + Longest register to register delay is 3.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N19; Fanout = 18; REG Node = 'state.WRITE_CHAR3'
        Info: 2: + IC(1.349 ns) + CELL(0.150 ns) = 1.499 ns; Loc. = LCCOMB_X46_Y22_N10; Fanout = 1; COMB Node = 'Selector8~11'
        Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 2.197 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 1; COMB Node = 'Selector8~12'
        Info: 4: + IC(0.475 ns) + CELL(0.438 ns) = 3.110 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 1; COMB Node = 'Selector8~15'
        Info: 5: + IC(0.254 ns) + CELL(0.242 ns) = 3.606 ns; Loc. = LCCOMB_X45_Y22_N0; Fanout = 1; COMB Node = 'Selector8~29'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.690 ns; Loc. = LCFF_X45_Y22_N1; Fanout = 2; REG Node = 'DATA_BUS_VALUE[1]'
        Info: Total cell delay = 1.352 ns ( 36.64 % )
        Info: Total interconnect delay = 2.338 ns ( 63.36 % )
    Info: - Smallest clock skew is 0.015 ns
        Info: + Shortest clock path from clock "clk_50Mhz" to destination register is 4.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'
            Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 4.311 ns; Loc. = LCFF_X45_Y22_N1; Fanout = 2; REG Node = 'DATA_BUS_VALUE[1]'
            Info: Total cell delay = 2.323 ns ( 53.89 % )
            Info: Total interconnect delay = 1.988 ns ( 46.11 % )
        Info: - Longest clock path from clock "clk_50Mhz" to source register is 4.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'
            Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 4.296 ns; Loc. = LCFF_X47_Y25_N19; Fanout = 18; REG Node = 'state.WRITE_CHAR3'
            Info: Total cell delay = 2.323 ns ( 54.07 % )
            Info: Total interconnect delay = 1.973 ns ( 45.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "DATA_BUS_VALUE[6]" (data pin = "sel[3]", clock pin = "clk_50Mhz") is 5.846 ns
    Info: + Longest pin to register delay is 10.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 70; PIN Node = 'sel[3]'
        Info: 2: + IC(2.812 ns) + CELL(0.371 ns) = 4.182 ns; Loc. = LCCOMB_X47_Y24_N6; Fanout = 4; COMB Node = 'DATA_BUS_VALUE~34'
        Info: 3: + IC(0.758 ns) + CELL(0.275 ns) = 5.215 ns; Loc. = LCCOMB_X48_Y21_N16; Fanout = 2; COMB Node = 'DATA_BUS_VALUE~35'
        Info: 4: + IC(0.257 ns) + CELL(0.245 ns) = 5.717 ns; Loc. = LCCOMB_X48_Y21_N14; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~80'
        Info: 5: + IC(1.008 ns) + CELL(0.420 ns) = 7.145 ns; Loc. = LCCOMB_X46_Y25_N6; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~72'
        Info: 6: + IC(0.962 ns) + CELL(0.438 ns) = 8.545 ns; Loc. = LCCOMB_X47_Y24_N24; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~73'
        Info: 7: + IC(0.887 ns) + CELL(0.271 ns) = 9.703 ns; Loc. = LCCOMB_X47_Y24_N26; Fanout = 1; COMB Node = 'Selector3~7'
        Info: 8: + IC(0.248 ns) + CELL(0.149 ns) = 10.100 ns; Loc. = LCCOMB_X47_Y24_N12; Fanout = 1; COMB Node = 'Selector3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.184 ns; Loc. = LCFF_X47_Y24_N13; Fanout = 2; REG Node = 'DATA_BUS_VALUE[6]'
        Info: Total cell delay = 3.252 ns ( 31.93 % )
        Info: Total interconnect delay = 6.932 ns ( 68.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50Mhz" to destination register is 4.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X47_Y24_N13; Fanout = 2; REG Node = 'DATA_BUS_VALUE[6]'
        Info: Total cell delay = 2.323 ns ( 54.00 % )
        Info: Total interconnect delay = 1.979 ns ( 46.00 % )
Info: tco from clock "clk_50Mhz" to destination pin "DATA_BUS[5]" through register "DATA_BUS_VALUE[5]" is 11.089 ns
    Info: + Longest clock path from clock "clk_50Mhz" to source register is 4.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X47_Y24_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE[5]'
        Info: Total cell delay = 2.323 ns ( 54.00 % )
        Info: Total interconnect delay = 1.979 ns ( 46.00 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y24_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE[5]'
        Info: 2: + IC(3.895 ns) + CELL(2.642 ns) = 6.537 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DATA_BUS[5]'
        Info: Total cell delay = 2.642 ns ( 40.42 % )
        Info: Total interconnect delay = 3.895 ns ( 59.58 % )
Info: th for register "DATA_BUS_VALUE[2]" (data pin = "sel[1]", clock pin = "clk_50Mhz") is 1.724 ns
    Info: + Longest clock path from clock "clk_50Mhz" to destination register is 4.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 4.314 ns; Loc. = LCFF_X46_Y21_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE[2]'
        Info: Total cell delay = 2.323 ns ( 53.85 % )
        Info: Total interconnect delay = 1.991 ns ( 46.15 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.856 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 80; PIN Node = 'sel[1]'
        Info: 2: + IC(1.107 ns) + CELL(0.271 ns) = 2.377 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 1; COMB Node = 'Selector7~32'
        Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 2.772 ns; Loc. = LCCOMB_X46_Y21_N28; Fanout = 1; COMB Node = 'Selector7~45'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.856 ns; Loc. = LCFF_X46_Y21_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE[2]'
        Info: Total cell delay = 1.503 ns ( 52.63 % )
        Info: Total interconnect delay = 1.353 ns ( 47.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Jun 13 14:45:05 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


