Info: Generated by version: 23.4 build 79
Info: Starting: Create simulation model
Info: qsys-generate D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: gmii2rgmii.intel_gmii_to_rgmii_converter_0.u_pll_rx_2x: Able to implement PLL with user settings
Info: gmii2rgmii: "Transforming system: gmii2rgmii"
Info: gmii2rgmii: "Naming system components in system: gmii2rgmii"
Info: gmii2rgmii: "Processing generation queue"
Info: gmii2rgmii: "Generating: gmii2rgmii"
Info: gmii2rgmii: "Generating: gmii2rgmii_intel_gmii_to_rgmii_converter_110_k66aagy"
Info: gmii2rgmii: "Generating: intel_gmii_to_rgmii_adapter"
Info: gmii2rgmii: "Generating: gmii2rgmii_altera_iopll_1931_uizzywy"
Info: gmii2rgmii: "Generating: altera_reset_controller"
Info: gmii2rgmii: Done "gmii2rgmii" with 5 modules, 15 files
Info: Generating the following file(s) for MODELSIM simulator in D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii.ip --output-directory=D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/altera/qdesigns/23.4/examples/hdl/axe5_eagle/projects/axe5_ghrd/ip/gmii2rgmii/gmii2rgmii/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii.ip --block-symbol-file --output-directory=D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: gmii2rgmii.intel_gmii_to_rgmii_converter_0.u_pll_rx_2x: Able to implement PLL with user settings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii.ip --synthesis=VERILOG --output-directory=D:\altera\qdesigns\23.4\examples\hdl\axe5_eagle\projects\axe5_ghrd\ip\gmii2rgmii\gmii2rgmii --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: gmii2rgmii.intel_gmii_to_rgmii_converter_0.u_pll_rx_2x: Able to implement PLL with user settings
Info: gmii2rgmii: "Transforming system: gmii2rgmii"
Info: gmii2rgmii: "Naming system components in system: gmii2rgmii"
Info: gmii2rgmii: "Processing generation queue"
Info: gmii2rgmii: "Generating: gmii2rgmii"
Info: gmii2rgmii: "Generating: gmii2rgmii_intel_gmii_to_rgmii_converter_110_k66aagy"
Info: gmii2rgmii: "Generating: intel_gmii_to_rgmii_adapter"
Info: gmii2rgmii: "Generating: gmii2rgmii_altera_iopll_1931_uizzywy"
Info: gmii2rgmii: "Generating: altera_reset_controller"
Info: gmii2rgmii: Done "gmii2rgmii" with 5 modules, 20 files
Info: Finished: Create HDL design files for synthesis
