# Generated by Yosys 0.36+79 (git sha1 e131a7895, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model vga_test_2
.inputs i_clk i_switch_1 i_uart_rx
.outputs o_uart_tx o_seg_1A o_seg_1B o_seg_1C o_seg_1D o_seg_1E o_seg_1F o_seg_1G o_seg_2A o_seg_2B o_seg_2C o_seg_2D o_seg_2E o_seg_2F o_seg_2G o_VGA_HSync o_VGA_VSync o_VGA_Red_0 o_VGA_Red_1 o_VGA_Red_2 o_VGA_Grn_0 o_VGA_Grn_1 o_VGA_Grn_2 o_VGA_Blu_0 o_VGA_Blu_1 o_VGA_Blu_2
.names $false
.names $true
1
.names $undef
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_8_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D Q=Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:442.24-442.39|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D Q=Test_Pattern_Gen_Inst.UUT.o_HSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:412.3-416.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3 O=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3 I0=VGA_Sync_Pulses_Inst.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:300.20-300.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count[7] CO=Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=VGA_Sync_Pulses_Inst.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:300.20-300.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[3]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[2]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3] I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.48-606.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.28-605.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:605.48-605.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.57-537.82|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0] I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.28-537.53|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:537.28-537.53|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=r_TP_Index[3] I1=r_TP_Index[2] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:606.28-606.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000110
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_8_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_9_D E=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O Q=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] R=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:419.3-445.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] CO=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:436.26-436.41|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2] Q=Test_Pattern_Gen_Inst.UUT.o_VSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:412.3-416.6|vga_test_2.v:510.3-517.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] I2=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[2] I3=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[3] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[9] I3=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3[1] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[5] I3=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[8] I2=VGA_Sync_Pulses_Inst.o_Row_Count[7] I3=VGA_Sync_Pulses_Inst.o_Row_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_VSync I2=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[1] I3=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111110000
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_VSync I3=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2] O=Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D Q=Test_Pattern_Gen_Inst.o_Blu_Video[1] R=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:615.3-667.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0] I1=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2] I3=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110011111111
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] I1=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] I3=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I1=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011111100
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:585.13-585.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:585.13-585.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:585.13-585.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] I1=$true
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:585.13-585.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I1=$false
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:585.13-585.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] I3=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D CO=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:580.25-580.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=r_TP_Index[3] I1=r_TP_Index[2] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101110111011
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D Q=Test_Pattern_Gen_Inst.o_Grn_Video[1] R=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:615.3-667.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0] I1=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=r_TP_Index[3] I2=r_TP_Index[2] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] I1=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0] I2=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2] I3=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] I3=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D CO=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:584.13-584.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I2=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I3=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_LUT4 I0=$false I1=$false I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=r_TP_Index[3] I3=r_TP_Index[2] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=r_TP_Index[3] I1=r_TP_Index[2] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101110101011
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_HSync Q=Test_Pattern_Gen_Inst.o_HSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:521.3-525.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=i_clk D=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D Q=Test_Pattern_Gen_Inst.o_Red_Video[1] R=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:615.3-667.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2[0] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] I2=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=r_TP_Index[3] I1=r_TP_Index[2] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:579.25-579.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=r_TP_Index[1] I2=r_TP_Index[0] I3=Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I3=Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] I3=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:583.13-583.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] I2=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1] I3=Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1] I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D CO=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:582.13-582.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=r_TP_Index[3] I1=r_TP_Index[2] I2=r_TP_Index[1] I3=r_TP_Index[0] O=Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101010111011
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.UUT.o_VSync Q=Test_Pattern_Gen_Inst.o_VSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:192.3-202.34|vga_test_2.v:521.3-525.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_VSync I3=Test_Pattern_Gen_Inst.o_VSync O=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0] I2=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[1] I3=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[2] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] O=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] I3=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] O=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_bit_index_SB_DFFESR_Q_D E=UART_RX_inst.r_bit_index_SB_DFFESR_Q_E Q=UART_RX_inst.r_bit_index[3] R=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D E=UART_RX_inst.r_bit_index_SB_DFFESR_Q_E Q=UART_RX_inst.r_bit_index[2] R=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_bit_index[2] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:872.35-872.50|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_RX_inst.r_bit_index[0] CO=UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_bit_index[1]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:872.35-872.50|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] E=UART_RX_inst.r_bit_index_SB_DFFESR_Q_E Q=UART_RX_inst.r_bit_index[1] R=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_bit_index[0] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[2] I3=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3] E=UART_RX_inst.r_bit_index_SB_DFFESR_Q_E Q=UART_RX_inst.r_bit_index[0] R=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_CARRY CI=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3] CO=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[3] I0=$false I1=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_RX_inst.r_bit_index[1] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_RX_inst.r_bit_index[0] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_bit_index[3] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:872.35-872.50|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] CO=UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_bit_index[2]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:872.35-872.50|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=UART_RX_inst.r_state[2] I1=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] I2=UART_RX_inst.r_state_SB_DFFESR_Q_R[3] I3=w_disp_1_data_SB_DFFE_Q_E[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100010001
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_1_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=UART_RX_inst.r_counter[7] I3=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_2_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1] I2=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010011001100
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_counter[6] I3=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] I0=$false I1=UART_RX_inst.r_counter[6]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=UART_RX_inst.r_state[2] I1=UART_RX_inst.r_state[1] I2=UART_RX_inst.r_state[0] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] O=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000011
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_counter[5]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_3_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=UART_RX_inst.r_counter[5] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_4_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=UART_RX_inst.r_counter[4] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] I0=$false I1=UART_RX_inst.r_counter[4]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=UART_RX_inst.r_state[2] I1=UART_RX_inst.r_state[1] I2=UART_RX_inst.r_state[0] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010011111100
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_counter[3]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_counter[3] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state[2] I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100001100
.gate SB_LUT4 I0=UART_RX_inst.r_counter[8] I1=UART_RX_inst.r_counter[0] I2=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_counter[7] I2=UART_RX_inst.r_counter[6] I3=UART_RX_inst.r_counter[5] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=UART_RX_inst.r_counter[4] I1=UART_RX_inst.r_counter[3] I2=UART_RX_inst.r_counter[2] I3=UART_RX_inst.r_counter[1] O=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_5_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010011001100
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_6_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=UART_RX_inst.r_counter[2] I3=UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=UART_RX_inst.r_counter[2]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=UART_RX_inst.r_counter[0] CO=UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_counter[1]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_7_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=UART_RX_inst.r_counter[1] I3=UART_RX_inst.r_counter[0] O=UART_RX_inst.r_counter_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_counter_SB_DFFE_Q_8_D E=UART_RX_inst.r_counter_SB_DFFE_Q_E Q=UART_RX_inst.r_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_counter[0] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] O=UART_RX_inst.r_counter_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] I1=$false I2=UART_RX_inst.r_counter[8] I3=UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=UART_RX_inst.r_counter_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] CO=UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=$false I1=UART_RX_inst.r_counter[7]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:853.30-853.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[2] O=UART_RX_inst.r_counter_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1] O=UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_state_SB_DFFESR_Q_D E=UART_RX_inst.r_state_SB_DFFE_Q_E Q=UART_RX_inst.r_state[1] R=UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] E=UART_RX_inst.r_state_SB_DFFE_Q_E Q=UART_RX_inst.r_state[2] R=UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=i_uart_rx I1=UART_RX_inst.r_state[2] I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100110000
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_state[2] I3=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] O=UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=UART_RX_inst.r_bit_index[0] I1=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1] O=UART_RX_inst.r_state_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_state_SB_DFFE_Q_D E=UART_RX_inst.r_state_SB_DFFE_Q_E Q=UART_RX_inst.r_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=i_uart_rx I1=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] I2=UART_RX_inst.r_state_SB_DFFESR_Q_R[2] I3=UART_RX_inst.r_state_SB_DFFESR_Q_R[3] O=UART_RX_inst.r_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111001101010000
.gate SB_LUT4 I0=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] I1=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[2] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[3] O=UART_RX_inst.r_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011010000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100001100
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state[1] I2=UART_RX_inst.r_state[0] I3=UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=UART_RX_inst.r_counter[8] I1=UART_RX_inst.r_counter[0] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=UART_RX_inst.r_counter[8] I1=UART_RX_inst.r_counter[0] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state[2] I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_state[2] I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_counter[7] I2=UART_RX_inst.r_counter[6] I3=UART_RX_inst.r_counter[5] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=UART_RX_inst.r_counter[4] I1=UART_RX_inst.r_counter[3] I2=UART_RX_inst.r_counter[2] I3=UART_RX_inst.r_counter[1] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_state[2] I3=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] O=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_uart_data[6] I3=UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_uart_data[5] I3=UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=UART_RX_inst.r_bit_index[0] I1=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_uart_data[3] I3=UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_bit_index[0] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] I3=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_4_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=i_uart_rx I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2] I3=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011001100
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=UART_RX_inst.r_uart_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_uart_data[1] I3=UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_bit_index[0] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] I3=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=UART_RX_inst.r_uart_data[7] I3=UART_RX_inst.r_state_SB_DFFESR_Q_R[3] O=UART_RX_inst.r_uart_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] E=UART_RX_inst.r_uart_dv_SB_DFFE_Q_E Q=UART_RX_inst.r_uart_dv
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_state[1] I3=UART_RX_inst.r_state[0] O=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1] O=UART_RX_inst.r_uart_dv_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110011
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_D E=$true Q=UART_TX_inst.r_counter[8] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_1_D E=$true Q=UART_TX_inst.r_counter[7] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[7] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[6]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_2_D E=$true Q=UART_TX_inst.r_counter[6] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[6] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[5]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_3_D E=$true Q=UART_TX_inst.r_counter[5] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[5] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[4]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_4_D E=$true Q=UART_TX_inst.r_counter[4] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[4] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[3]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_5_D E=$true Q=UART_TX_inst.r_counter[3] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[3] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[2]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_6_D E=$true Q=UART_TX_inst.r_counter[2] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[2] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter[0] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[1]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_7_D E=$true Q=UART_TX_inst.r_counter[1] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[1] I3=UART_TX_inst.r_counter[0] O=UART_TX_inst.r_counter_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_counter_SB_DFFESR_Q_8_D E=$true Q=UART_TX_inst.r_counter[0] R=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_TX_inst.r_counter[0] O=UART_TX_inst.r_counter_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_counter[8] I3=UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_counter_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] CO=UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_counter[7]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:731.30-731.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_state[1] I2=UART_TX_inst.r_state[0] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R[1] O=UART_TX_inst.r_counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_index_SB_DFFESR_Q_D E=UART_TX_inst.r_index_SB_DFFESR_Q_E Q=UART_TX_inst.r_index[2] R=UART_TX_inst.r_index_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_index_SB_DFFESR_Q_1_D E=UART_TX_inst.r_index_SB_DFFESR_Q_E Q=UART_TX_inst.r_index[1] R=UART_TX_inst.r_index_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_index[1] I3=UART_TX_inst.r_index[0] O=UART_TX_inst.r_index_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:752.32-752.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_index_SB_DFFESR_Q_2_D E=UART_TX_inst.r_index_SB_DFFESR_Q_E Q=UART_TX_inst.r_index[0] R=UART_TX_inst.r_index_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_TX_inst.r_index[0] O=UART_TX_inst.r_index_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_index[2] I3=UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=UART_TX_inst.r_index_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:752.32-752.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=UART_TX_inst.r_index[0] CO=UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=UART_TX_inst.r_index[1]
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:752.32-752.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_state[1] I2=UART_TX_inst.r_state[0] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R[1] O=UART_TX_inst.r_index_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_LUT4 I0=UART_TX_inst.r_index[2] I1=UART_TX_inst.r_index[1] I2=UART_TX_inst.r_index[0] I3=w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3] O=UART_TX_inst.r_index_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_state_SB_DFFESR_Q_D E=UART_TX_inst.r_state_SB_DFFESR_Q_E Q=UART_TX_inst.r_state[0] R=UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_state_SB_DFFESR_Q_1_D E=UART_TX_inst.r_state_SB_DFFESR_Q_E Q=UART_TX_inst.r_state[1] R=UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_state[1] I2=UART_TX_inst.r_state[0] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R[1] O=UART_TX_inst.r_state_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000001100
.gate SB_LUT4 I0=w_uart_tx_dv_SB_LUT4_I2_O[0] I1=w_uart_tx_dv_SB_LUT4_I2_O[1] I2=w_uart_tx_dv_SB_LUT4_I2_O[2] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R[1] O=UART_TX_inst.r_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011101110
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_state_SB_DFFESR_Q_R[0] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R[1] O=UART_TX_inst.r_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=UART_TX_inst.r_counter[1] I1=UART_TX_inst.r_counter[0] I2=UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[2] I3=UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[3] O=UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_state[1] I3=UART_TX_inst.r_state[0] O=UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_counter[8] I2=UART_TX_inst.r_counter[7] I3=UART_TX_inst.r_counter[6] O=UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=UART_TX_inst.r_counter[5] I1=UART_TX_inst.r_counter[4] I2=UART_TX_inst.r_counter[3] I3=UART_TX_inst.r_counter[2] O=UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_DFFESR C=i_clk D=UART_TX_inst.r_uart_tx_SB_DFFESR_Q_D E=$true Q=UART_TX_inst.r_uart_tx R=w_uart_tx_dv_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:61.33-68.4|vga_test_2.v:695.3-788.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_state[1] I2=UART_TX_inst.r_state[0] I3=w_uart_tx_data_SB_LUT4_I0_O[2] O=UART_TX_inst.r_uart_tx_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000011
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_8_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D Q=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] R=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:442.24-442.39|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.o_HSync Q=VGA_Sync_Porch_Inst.UUT.o_HSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:412.3-416.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[2] I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[4]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[2]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[2] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:370.10-370.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3] I0=$true I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:370.10-370.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[2] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_8_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_9_D E=VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] R=Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:419.3-445.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3] O=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:436.26-436.41|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010101010000
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.o_VSync Q=VGA_Sync_Porch_Inst.UUT.o_VSync
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:412.3-416.6|vga_test_2.v:351.44-359.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSS C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_HSync Q=VGA_Sync_Porch_Inst.o_HSync S=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:362.3-375.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0] I2=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1] I3=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2] O=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2] I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0] I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:364.10-364.56|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] I1=$false
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] CO=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] I1=$true
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:365.10-365.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] I3=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] I3=VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] O=VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFSS C=i_clk D=VGA_Sync_Porch_Inst.UUT.o_VSync Q=VGA_Sync_Porch_Inst.o_VSync S=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:362.3-375.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0] I3=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0] I0=$false I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI I0=$true I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2] CO=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:371.10-371.58|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] I2=VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] I3=VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] O=VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.o_Blu_Video[1] Q=VGA_Sync_Porch_Inst.r_Blu_Video[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.o_Grn_Video[1] Q=VGA_Sync_Porch_Inst.r_Grn_Video[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=Test_Pattern_Gen_Inst.o_Red_Video[1] Q=VGA_Sync_Porch_Inst.r_Red_Video[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[9] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[8] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[8] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[7]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[7] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[7] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[6]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[6] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[6] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[5]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[5] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[5] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[4]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[4] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[4] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[3]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[3] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[3] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[2]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[2] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[2] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count[0] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[1]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_8_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[1] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[1] I3=VGA_Sync_Pulses_Inst.o_Col_Count[0] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=i_clk D=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_9_D Q=VGA_Sync_Pulses_Inst.o_Col_Count[0] R=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Pulses_Inst.o_Col_Count[0] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Col_Count[9] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Col_Count[8]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:296.22-296.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Col_Count[1] I1=VGA_Sync_Pulses_Inst.o_Col_Count[0] I2=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2] I3=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Col_Count[5] I1=VGA_Sync_Pulses_Inst.o_Col_Count[4] I2=VGA_Sync_Pulses_Inst.o_Col_Count[3] I3=VGA_Sync_Pulses_Inst.o_Col_Count[2] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Col_Count[9] I1=VGA_Sync_Pulses_Inst.o_Col_Count[8] I2=VGA_Sync_Pulses_Inst.o_Col_Count[7] I3=VGA_Sync_Pulses_Inst.o_Col_Count[6] O=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[9] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[8] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[8] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[7]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[7] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[7] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[6]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[6] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[6] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[5]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[5] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[5] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[4]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[4] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[4] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[3]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[3] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[3] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[2]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[2] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[2] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count[0] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[1]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_8_D E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[1] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Row_Count[1] I1=$false I2=$false I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:301.20-301.45|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101001010101
.gate SB_DFFESR C=i_clk D=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3] E=VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R Q=VGA_Sync_Pulses_Inst.o_Row_Count[0] R=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:285.3-298.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=VGA_Sync_Pulses_Inst.o_Row_Count[0] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=VGA_Sync_Pulses_Inst.o_Row_Count[9] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] CO=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=VGA_Sync_Pulses_Inst.o_Row_Count[8]
.attr src "vga_test_2.v:178.3-184.4|vga_test_2.v:293.24-293.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Row_Count[1] I1=VGA_Sync_Pulses_Inst.o_Row_Count[0] I2=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[2] I3=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[3] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Row_Count[5] I1=VGA_Sync_Pulses_Inst.o_Row_Count[4] I2=VGA_Sync_Pulses_Inst.o_Row_Count[3] I3=VGA_Sync_Pulses_Inst.o_Row_Count[2] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=VGA_Sync_Pulses_Inst.o_Row_Count[9] I1=VGA_Sync_Pulses_Inst.o_Row_Count[8] I2=VGA_Sync_Pulses_Inst.o_Row_Count[7] I3=VGA_Sync_Pulses_Inst.o_Row_Count[6] O=VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_DFFSR C=i_clk D=debounce_filter_1.r_count_SB_DFFSR_Q_D Q=debounce_filter_1.r_count[4] R=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_clk D=debounce_filter_1.r_count_SB_DFFSR_Q_1_D Q=debounce_filter_1.r_count[3] R=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=debounce_filter_1.r_count[3] I3=debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] O=debounce_filter_1.r_count_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] CO=debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] I0=$false I1=debounce_filter_1.r_count[2]
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=debounce_filter_1.r_count_SB_DFFSR_Q_2_D Q=debounce_filter_1.r_count[2] R=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=debounce_filter_1.r_count[2] I3=debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=debounce_filter_1.r_count_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_filter_1.r_count[0] CO=debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] I0=$false I1=debounce_filter_1.r_count[1]
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=i_clk D=debounce_filter_1.r_count_SB_DFFSR_Q_3_D Q=debounce_filter_1.r_count[1] R=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=debounce_filter_1.r_count[1] I3=debounce_filter_1.r_count[0] O=debounce_filter_1.r_count_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=i_clk D=debounce_filter_1.r_count_SB_DFFSR_Q_4_D Q=debounce_filter_1.r_count[0] R=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=debounce_filter_1.r_count[0] O=debounce_filter_1.r_count_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=debounce_filter_1.r_count[4] I3=debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=debounce_filter_1.r_count_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3] CO=debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=debounce_filter_1.r_count[3]
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:254.18-254.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=i_clk D=i_switch_1 E=debounce_filter_1.r_state_SB_DFFE_Q_E Q=debounce_filter_1.r_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:251.3-265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_D Q=disp1.r_hex_encoding[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_1_D Q=disp1.r_hex_encoding[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101100110111
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_2_D Q=disp1.r_hex_encoding[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111101100111
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_3_D Q=disp1.r_hex_encoding[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111011011011
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_4_D Q=disp1.r_hex_encoding[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111011
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_5_D Q=disp1.r_hex_encoding[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010011011101111
.gate SB_DFF C=i_clk D=disp1.r_hex_encoding_SB_DFF_Q_6_D Q=disp1.r_hex_encoding[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111011110110
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[7] I1=UART_RX_inst.r_uart_data[6] I2=UART_RX_inst.r_uart_data[5] I3=w_disp_2_data O=disp1.r_hex_encoding_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101011011111011
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_D Q=disp2.r_hex_encoding[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_1_D Q=disp2.r_hex_encoding[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101101100110111
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_2_D Q=disp2.r_hex_encoding[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111101100111
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_3_D Q=disp2.r_hex_encoding[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111011011011
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_4_D Q=disp2.r_hex_encoding[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111011
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_5_D Q=disp2.r_hex_encoding[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010011011101111
.gate SB_DFF C=i_clk D=disp2.r_hex_encoding_SB_DFF_Q_6_D Q=disp2.r_hex_encoding[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111011110110
.gate SB_LUT4 I0=UART_RX_inst.r_uart_data[3] I1=UART_RX_inst.r_uart_data[2] I2=UART_RX_inst.r_uart_data[1] I3=w_disp_1_data O=disp2.r_hex_encoding_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101011011111011
.gate SB_LUT4 I0=i_switch_1 I1=debounce_filter_1.r_state I2=i_switch_1_SB_LUT4_I0_I2[2] I3=i_switch_1_SB_LUT4_I1_I3[2] O=i_switch_1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110011111
.gate SB_CARRY CI=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI CO=i_switch_1_SB_LUT4_I0_I2[2] I0=$true I1=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_I1
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:252.33-252.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI I0=$false I1=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "vga_test_2.v:149.42-153.4|vga_test_2.v:252.33-252.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=debounce_filter_1.r_count[2] O=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=debounce_filter_1.r_count[3] O=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=debounce_filter_1.r_count[4] O=i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=i_switch_1 I2=debounce_filter_1.r_state I3=i_switch_1_SB_LUT4_I1_I3[2] O=debounce_filter_1.r_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=debounce_filter_1.r_count[1] I2=debounce_filter_1.r_count[0] I3=i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2] O=i_switch_1_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=debounce_filter_1.r_count[4] I2=debounce_filter_1.r_count[3] I3=debounce_filter_1.r_count[2] O=i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=i_clk D=VGA_Sync_Porch_Inst.r_Blu_Video[1] Q=o_VGA_Blu_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=VGA_Sync_Porch_Inst.r_Grn_Video[1] Q=o_VGA_Grn_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=i_clk D=VGA_Sync_Porch_Inst.r_Red_Video[1] Q=o_VGA_Red_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:212.3-223.37|vga_test_2.v:380.3-389.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[6] O=o_seg_1A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[5] O=o_seg_1B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[4] O=o_seg_1C
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[3] O=o_seg_1D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[2] O=o_seg_1E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[1] O=o_seg_1F
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp1.r_hex_encoding[0] O=o_seg_1G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[6] O=o_seg_2A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[5] O=o_seg_2B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[4] O=o_seg_2C
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[3] O=o_seg_2D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[2] O=o_seg_2E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[1] O=o_seg_2F
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=disp2.r_hex_encoding[0] O=o_seg_2G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data[3] E=UART_RX_inst.r_uart_dv Q=r_TP_Index[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:125.3-129.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data[2] E=UART_RX_inst.r_uart_dv Q=r_TP_Index[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:125.3-129.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_clk D=UART_RX_inst.r_uart_data[1] E=UART_RX_inst.r_uart_dv Q=r_TP_Index[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:125.3-129.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_clk D=w_disp_1_data E=UART_RX_inst.r_uart_dv Q=r_TP_Index[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:125.3-129.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=i_clk D=debounce_filter_1.r_state Q=r_switch_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:157.3-171.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=debounce_filter_1.r_state I3=r_switch_1 O=w_uart_tx_dv_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=i_clk D=w_disp_1_data_SB_DFFE_Q_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=w_disp_1_data
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=w_disp_1_data I3=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=w_disp_1_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=$false I1=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[3] CO=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[2]
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_RX_inst.r_bit_index[2] O=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I3=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] O=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=UART_RX_inst.r_bit_index[3] O=w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] I3=UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] O=w_disp_1_data_SB_DFFE_Q_E[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=i_clk D=w_disp_2_data_SB_DFFE_Q_D E=w_disp_1_data_SB_DFFE_Q_E[3] Q=w_disp_2_data
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:49.33-55.4|vga_test_2.v:818.3-905.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=i_uart_rx I2=w_disp_2_data I3=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=w_disp_2_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=UART_RX_inst.r_bit_index[0] I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] I3=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0] I3=UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1] O=w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=i_clk D=o_VGA_Grn_0 E=w_uart_tx_dv_SB_DFFSR_Q_D Q=w_uart_tx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:157.3-171.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=w_uart_tx_data[1] I1=UART_TX_inst.r_index[2] I2=UART_TX_inst.r_index[1] I3=UART_TX_inst.r_index[0] O=w_uart_tx_data_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000100010
.gate SB_DFFSR C=i_clk D=w_uart_tx_dv_SB_DFFSR_Q_D Q=w_uart_tx_dv R=w_uart_tx_dv
.attr module_not_derived 00000000000000000000000000000001
.attr src "vga_test_2.v:157.3-171.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=UART_TX_inst.r_state[1] I2=w_uart_tx_dv I3=UART_TX_inst.r_state[0] O=w_uart_tx_dv_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_state[1] I3=UART_TX_inst.r_state[0] O=w_uart_tx_dv_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=UART_TX_inst.r_index[2] I1=UART_TX_inst.r_index[1] I2=UART_TX_inst.r_index[0] I3=w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3] O=w_uart_tx_dv_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=UART_TX_inst.r_state[1] I3=UART_TX_inst.r_state[0] O=w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[7] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[5] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_counter[6] UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[2]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_bit_index[2] UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[1]
1 1
.names UART_RX_inst.r_counter[7] UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[5] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[3] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[6] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[2] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[4] UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[8] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names debounce_filter_1.r_count[1] i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names debounce_filter_1.r_count[0] i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[2] UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[2]
1 1
.names UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_counter[8] UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names i_switch_1 i_switch_1_SB_LUT4_I1_I3[0]
1 1
.names debounce_filter_1.r_state i_switch_1_SB_LUT4_I1_I3[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[7] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[0]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[1]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[5] UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[1]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names debounce_filter_1.r_count[4] debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[3] UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[4] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_counter[2] UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names i_uart_rx w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names w_disp_1_data w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names $false w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names UART_RX_inst.r_bit_index[0] UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names UART_RX_inst.r_bit_index[0] w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1] w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_state[2] w_disp_1_data_SB_DFFE_Q_E[0]
1 1
.names UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1] w_disp_1_data_SB_DFFE_Q_E[1]
1 1
.names UART_RX_inst.r_state_SB_DFFESR_Q_R[3] w_disp_1_data_SB_DFFE_Q_E[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names i_uart_rx UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names UART_RX_inst.r_uart_data[1] UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[0]
1 1
.names i_uart_rx UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names UART_RX_inst.r_uart_data[5] UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names i_uart_rx w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names w_disp_2_data w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names i_uart_rx UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names UART_RX_inst.r_uart_data[3] UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[2] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names i_uart_rx UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names UART_RX_inst.r_uart_data[6] UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_VSync Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[0]
1 1
.names UART_RX_inst.r_counter[8] UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names UART_RX_inst.r_counter[0] UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names UART_TX_inst.r_state[1] w_uart_tx_data_SB_LUT4_I0_O[0]
1 1
.names UART_TX_inst.r_state[0] w_uart_tx_data_SB_LUT4_I0_O[1]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names i_uart_rx UART_RX_inst.r_state_SB_DFFESR_Q_R[0]
1 1
.names UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] UART_RX_inst.r_state_SB_DFFESR_Q_R[1]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names debounce_filter_1.r_count[2] debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names UART_RX_inst.r_counter[3] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
1 1
.names i_switch_1 i_switch_1_SB_LUT4_I0_I2[0]
1 1
.names debounce_filter_1.r_state i_switch_1_SB_LUT4_I0_I2[1]
1 1
.names i_switch_1_SB_LUT4_I1_I3[2] i_switch_1_SB_LUT4_I0_I2[3]
1 1
.names UART_RX_inst.r_counter[8] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
1 1
.names UART_RX_inst.r_counter[0] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[9] Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3[0]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names debounce_filter_1.r_count[3] debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[5] Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_counter[4] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[4] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0] Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
1 1
.names UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1] UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[9] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[1] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[0] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
1 1
.names UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names UART_RX_inst.r_state[2] UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[3] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names UART_RX_inst.r_bit_index[3] UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Pulses_Inst.o_Row_Count[1] VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[2]
1 1
.names UART_TX_inst.r_counter[1] UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
1 1
.names UART_TX_inst.r_counter[0] UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[1] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[0] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
1 1
.names UART_TX_inst.r_state_SB_DFFESR_Q_R[1] w_uart_tx_dv_SB_LUT4_I2_O[3]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[8] UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[6] UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names $false w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
1 1
.names $false w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_counter[7] UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[0]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[9] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names UART_TX_inst.r_index[2] w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
1 1
.names UART_TX_inst.r_index[1] w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
1 1
.names UART_TX_inst.r_index[0] w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names UART_TX_inst.r_index[2] UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names $false UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[1]
1 1
.names UART_RX_inst.r_counter[5] UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names $false VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[8] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names $false VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names VGA_Sync_Pulses_Inst.o_Col_Count[6] VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names Test_Pattern_Gen_Inst.o_HSync Sync_To_Count_Inst.i_HSync
1 1
.names Test_Pattern_Gen_Inst.o_VSync Sync_To_Count_Inst.i_VSync
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[0][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[0][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[0][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[1][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[1][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[1][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[2][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[2][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Blu[2][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Blu[3][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Blu[3][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Blu[4][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Blu[4][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[5][2] Test_Pattern_Gen_Inst.Pattern_Blu[5][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[5][2] Test_Pattern_Gen_Inst.Pattern_Blu[5][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Blu[6][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Blu[6][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[0][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[0][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[0][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[1][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[1][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[1][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Grn[2][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Grn[2][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Grn[2][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[3][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[3][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Grn[3][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Grn[4][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Grn[4][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Grn[4][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Grn[5][2] Test_Pattern_Gen_Inst.Pattern_Grn[5][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Grn[5][2] Test_Pattern_Gen_Inst.Pattern_Grn[5][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Grn[6][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Grn[6][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Grn[6][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[0][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[0][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[0][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Red[1][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Red[1][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[3][2] Test_Pattern_Gen_Inst.Pattern_Red[1][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[2][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[2][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[2][2]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[3][0]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[3][1]
1 1
.names $false Test_Pattern_Gen_Inst.Pattern_Red[3][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Red[4][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Red[4][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[4][2] Test_Pattern_Gen_Inst.Pattern_Red[4][2]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Red[5][2] Test_Pattern_Gen_Inst.Pattern_Red[5][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Red[5][2] Test_Pattern_Gen_Inst.Pattern_Red[5][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Red[6][0]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Red[6][1]
1 1
.names Test_Pattern_Gen_Inst.Pattern_Blu[6][2] Test_Pattern_Gen_Inst.Pattern_Red[6][2]
1 1
.names i_clk Test_Pattern_Gen_Inst.UUT.i_Clk
1 1
.names i_clk Test_Pattern_Gen_Inst.i_Clk
1 1
.names r_TP_Index[0] Test_Pattern_Gen_Inst.i_Pattern[0]
1 1
.names r_TP_Index[1] Test_Pattern_Gen_Inst.i_Pattern[1]
1 1
.names r_TP_Index[2] Test_Pattern_Gen_Inst.i_Pattern[2]
1 1
.names r_TP_Index[3] Test_Pattern_Gen_Inst.i_Pattern[3]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] Test_Pattern_Gen_Inst.o_Blu_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] Test_Pattern_Gen_Inst.o_Blu_Video[2]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] Test_Pattern_Gen_Inst.o_Grn_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] Test_Pattern_Gen_Inst.o_Grn_Video[2]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] Test_Pattern_Gen_Inst.o_Red_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] Test_Pattern_Gen_Inst.o_Red_Video[2]
1 1
.names $false Test_Pattern_Gen_Inst.w_Bar_Width[0]
1 1
.names $false Test_Pattern_Gen_Inst.w_Bar_Width[1]
1 1
.names $false Test_Pattern_Gen_Inst.w_Bar_Width[2]
1 1
.names $false Test_Pattern_Gen_Inst.w_Bar_Width[3]
1 1
.names $true Test_Pattern_Gen_Inst.w_Bar_Width[4]
1 1
.names $false Test_Pattern_Gen_Inst.w_Bar_Width[5]
1 1
.names $true Test_Pattern_Gen_Inst.w_Bar_Width[6]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[0] Test_Pattern_Gen_Inst.w_Col_Count[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[1] Test_Pattern_Gen_Inst.w_Col_Count[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[2] Test_Pattern_Gen_Inst.w_Col_Count[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[3] Test_Pattern_Gen_Inst.w_Col_Count[3]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[4] Test_Pattern_Gen_Inst.w_Col_Count[4]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[5] Test_Pattern_Gen_Inst.w_Col_Count[5]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[6] Test_Pattern_Gen_Inst.w_Col_Count[6]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[7] Test_Pattern_Gen_Inst.w_Col_Count[7]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[8] Test_Pattern_Gen_Inst.w_Col_Count[8]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Col_Count[9] Test_Pattern_Gen_Inst.w_Col_Count[9]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_HSync Test_Pattern_Gen_Inst.w_HSync
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[0] Test_Pattern_Gen_Inst.w_Row_Count[0]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[1] Test_Pattern_Gen_Inst.w_Row_Count[1]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[2] Test_Pattern_Gen_Inst.w_Row_Count[2]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[3] Test_Pattern_Gen_Inst.w_Row_Count[3]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[4] Test_Pattern_Gen_Inst.w_Row_Count[4]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[5] Test_Pattern_Gen_Inst.w_Row_Count[5]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[6] Test_Pattern_Gen_Inst.w_Row_Count[6]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[7] Test_Pattern_Gen_Inst.w_Row_Count[7]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[8] Test_Pattern_Gen_Inst.w_Row_Count[8]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_Row_Count[9] Test_Pattern_Gen_Inst.w_Row_Count[9]
1 1
.names Test_Pattern_Gen_Inst.UUT.o_VSync Test_Pattern_Gen_Inst.w_VSync
1 1
.names i_clk UART_RX_inst.i_clk
1 1
.names i_uart_rx UART_RX_inst.i_uart_rx
1 1
.names w_disp_1_data UART_RX_inst.o_uart_data[0]
1 1
.names UART_RX_inst.r_uart_data[1] UART_RX_inst.o_uart_data[1]
1 1
.names UART_RX_inst.r_uart_data[2] UART_RX_inst.o_uart_data[2]
1 1
.names UART_RX_inst.r_uart_data[3] UART_RX_inst.o_uart_data[3]
1 1
.names w_disp_2_data UART_RX_inst.o_uart_data[4]
1 1
.names UART_RX_inst.r_uart_data[5] UART_RX_inst.o_uart_data[5]
1 1
.names UART_RX_inst.r_uart_data[6] UART_RX_inst.o_uart_data[6]
1 1
.names UART_RX_inst.r_uart_data[7] UART_RX_inst.o_uart_data[7]
1 1
.names UART_RX_inst.r_uart_dv UART_RX_inst.o_uart_dv
1 1
.names $false UART_RX_inst.r_state[3]
1 1
.names w_disp_1_data UART_RX_inst.r_uart_data[0]
1 1
.names w_disp_2_data UART_RX_inst.r_uart_data[4]
1 1
.names i_clk UART_TX_inst.i_clk
1 1
.names w_uart_tx_data[1] UART_TX_inst.i_uart_data[0]
1 1
.names w_uart_tx_data[1] UART_TX_inst.i_uart_data[1]
1 1
.names w_uart_tx_data[1] UART_TX_inst.i_uart_data[2]
1 1
.names $false UART_TX_inst.i_uart_data[3]
1 1
.names $false UART_TX_inst.i_uart_data[4]
1 1
.names $false UART_TX_inst.i_uart_data[5]
1 1
.names $false UART_TX_inst.i_uart_data[6]
1 1
.names $false UART_TX_inst.i_uart_data[7]
1 1
.names w_uart_tx_dv UART_TX_inst.i_uart_dv
1 1
.names UART_TX_inst.r_uart_tx UART_TX_inst.o_uart_tx
1 1
.names $false UART_TX_inst.r_state[2]
1 1
.names i_clk VGA_Sync_Porch_Inst.UUT.i_Clk
1 1
.names Test_Pattern_Gen_Inst.o_HSync VGA_Sync_Porch_Inst.UUT.i_HSync
1 1
.names Test_Pattern_Gen_Inst.o_VSync VGA_Sync_Porch_Inst.UUT.i_VSync
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] VGA_Sync_Porch_Inst.i_Blu_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] VGA_Sync_Porch_Inst.i_Blu_Video[1]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] VGA_Sync_Porch_Inst.i_Blu_Video[2]
1 1
.names i_clk VGA_Sync_Porch_Inst.i_Clk
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] VGA_Sync_Porch_Inst.i_Grn_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] VGA_Sync_Porch_Inst.i_Grn_Video[1]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] VGA_Sync_Porch_Inst.i_Grn_Video[2]
1 1
.names Test_Pattern_Gen_Inst.o_HSync VGA_Sync_Porch_Inst.i_HSync
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] VGA_Sync_Porch_Inst.i_Red_Video[0]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] VGA_Sync_Porch_Inst.i_Red_Video[1]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] VGA_Sync_Porch_Inst.i_Red_Video[2]
1 1
.names Test_Pattern_Gen_Inst.o_VSync VGA_Sync_Porch_Inst.i_VSync
1 1
.names o_VGA_Blu_0 VGA_Sync_Porch_Inst.o_Blu_Video[0]
1 1
.names o_VGA_Blu_0 VGA_Sync_Porch_Inst.o_Blu_Video[1]
1 1
.names o_VGA_Blu_0 VGA_Sync_Porch_Inst.o_Blu_Video[2]
1 1
.names o_VGA_Grn_0 VGA_Sync_Porch_Inst.o_Grn_Video[0]
1 1
.names o_VGA_Grn_0 VGA_Sync_Porch_Inst.o_Grn_Video[1]
1 1
.names o_VGA_Grn_0 VGA_Sync_Porch_Inst.o_Grn_Video[2]
1 1
.names o_VGA_Red_0 VGA_Sync_Porch_Inst.o_Red_Video[0]
1 1
.names o_VGA_Red_0 VGA_Sync_Porch_Inst.o_Red_Video[1]
1 1
.names o_VGA_Red_0 VGA_Sync_Porch_Inst.o_Red_Video[2]
1 1
.names VGA_Sync_Porch_Inst.r_Blu_Video[1] VGA_Sync_Porch_Inst.r_Blu_Video[0]
1 1
.names VGA_Sync_Porch_Inst.r_Blu_Video[1] VGA_Sync_Porch_Inst.r_Blu_Video[2]
1 1
.names VGA_Sync_Porch_Inst.r_Grn_Video[1] VGA_Sync_Porch_Inst.r_Grn_Video[0]
1 1
.names VGA_Sync_Porch_Inst.r_Grn_Video[1] VGA_Sync_Porch_Inst.r_Grn_Video[2]
1 1
.names VGA_Sync_Porch_Inst.r_Red_Video[1] VGA_Sync_Porch_Inst.r_Red_Video[0]
1 1
.names VGA_Sync_Porch_Inst.r_Red_Video[1] VGA_Sync_Porch_Inst.r_Red_Video[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[0] VGA_Sync_Porch_Inst.w_Col_Count[0]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[1] VGA_Sync_Porch_Inst.w_Col_Count[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[2] VGA_Sync_Porch_Inst.w_Col_Count[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[3] VGA_Sync_Porch_Inst.w_Col_Count[3]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[4] VGA_Sync_Porch_Inst.w_Col_Count[4]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[5] VGA_Sync_Porch_Inst.w_Col_Count[5]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[6] VGA_Sync_Porch_Inst.w_Col_Count[6]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[7] VGA_Sync_Porch_Inst.w_Col_Count[7]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[8] VGA_Sync_Porch_Inst.w_Col_Count[8]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Col_Count[9] VGA_Sync_Porch_Inst.w_Col_Count[9]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_HSync VGA_Sync_Porch_Inst.w_HSync
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[0] VGA_Sync_Porch_Inst.w_Row_Count[0]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[1] VGA_Sync_Porch_Inst.w_Row_Count[1]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[2] VGA_Sync_Porch_Inst.w_Row_Count[2]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[3] VGA_Sync_Porch_Inst.w_Row_Count[3]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[4] VGA_Sync_Porch_Inst.w_Row_Count[4]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[5] VGA_Sync_Porch_Inst.w_Row_Count[5]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[6] VGA_Sync_Porch_Inst.w_Row_Count[6]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[7] VGA_Sync_Porch_Inst.w_Row_Count[7]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[8] VGA_Sync_Porch_Inst.w_Row_Count[8]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_Row_Count[9] VGA_Sync_Porch_Inst.w_Row_Count[9]
1 1
.names VGA_Sync_Porch_Inst.UUT.o_VSync VGA_Sync_Porch_Inst.w_VSync
1 1
.names i_clk VGA_Sync_Pulses_Inst.i_Clk
1 1
.names i_clk debounce_filter_1.i_clk
1 1
.names i_switch_1 debounce_filter_1.i_switch
1 1
.names debounce_filter_1.r_state debounce_filter_1.o_switch_debounced
1 1
.names w_disp_2_data disp1.i_binary_num[0]
1 1
.names UART_RX_inst.r_uart_data[5] disp1.i_binary_num[1]
1 1
.names UART_RX_inst.r_uart_data[6] disp1.i_binary_num[2]
1 1
.names UART_RX_inst.r_uart_data[7] disp1.i_binary_num[3]
1 1
.names i_clk disp1.i_clk
1 1
.names o_seg_1A disp1.o_seg_A
1 1
.names o_seg_1B disp1.o_seg_B
1 1
.names o_seg_1C disp1.o_seg_C
1 1
.names o_seg_1D disp1.o_seg_D
1 1
.names o_seg_1E disp1.o_seg_E
1 1
.names o_seg_1F disp1.o_seg_F
1 1
.names o_seg_1G disp1.o_seg_G
1 1
.names w_disp_1_data disp2.i_binary_num[0]
1 1
.names UART_RX_inst.r_uart_data[1] disp2.i_binary_num[1]
1 1
.names UART_RX_inst.r_uart_data[2] disp2.i_binary_num[2]
1 1
.names UART_RX_inst.r_uart_data[3] disp2.i_binary_num[3]
1 1
.names i_clk disp2.i_clk
1 1
.names o_seg_2A disp2.o_seg_A
1 1
.names o_seg_2B disp2.o_seg_B
1 1
.names o_seg_2C disp2.o_seg_C
1 1
.names o_seg_2D disp2.o_seg_D
1 1
.names o_seg_2E disp2.o_seg_E
1 1
.names o_seg_2F disp2.o_seg_F
1 1
.names o_seg_2G disp2.o_seg_G
1 1
.names o_VGA_Blu_0 o_VGA_Blu_1
1 1
.names o_VGA_Blu_0 o_VGA_Blu_2
1 1
.names o_VGA_Grn_0 o_VGA_Grn_1
1 1
.names o_VGA_Grn_0 o_VGA_Grn_2
1 1
.names VGA_Sync_Porch_Inst.o_HSync o_VGA_HSync
1 1
.names o_VGA_Red_0 o_VGA_Red_1
1 1
.names o_VGA_Red_0 o_VGA_Red_2
1 1
.names VGA_Sync_Porch_Inst.o_VSync o_VGA_VSync
1 1
.names UART_TX_inst.r_uart_tx o_uart_tx
1 1
.names o_VGA_Blu_0 w_Blu_Video_Porch[0]
1 1
.names o_VGA_Blu_0 w_Blu_Video_Porch[1]
1 1
.names o_VGA_Blu_0 w_Blu_Video_Porch[2]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] w_Blu_Video_TP[0]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] w_Blu_Video_TP[1]
1 1
.names Test_Pattern_Gen_Inst.o_Blu_Video[1] w_Blu_Video_TP[2]
1 1
.names o_VGA_Grn_0 w_Grn_Video_Porch[0]
1 1
.names o_VGA_Grn_0 w_Grn_Video_Porch[1]
1 1
.names o_VGA_Grn_0 w_Grn_Video_Porch[2]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] w_Grn_Video_TP[0]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] w_Grn_Video_TP[1]
1 1
.names Test_Pattern_Gen_Inst.o_Grn_Video[1] w_Grn_Video_TP[2]
1 1
.names VGA_Sync_Porch_Inst.o_HSync w_HSync_Porch
1 1
.names Test_Pattern_Gen_Inst.o_HSync w_HSync_TP
1 1
.names o_VGA_Red_0 w_Red_Video_Porch[0]
1 1
.names o_VGA_Red_0 w_Red_Video_Porch[1]
1 1
.names o_VGA_Red_0 w_Red_Video_Porch[2]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] w_Red_Video_TP[0]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] w_Red_Video_TP[1]
1 1
.names Test_Pattern_Gen_Inst.o_Red_Video[1] w_Red_Video_TP[2]
1 1
.names VGA_Sync_Porch_Inst.o_VSync w_VSync_Porch
1 1
.names Test_Pattern_Gen_Inst.o_VSync w_VSync_TP
1 1
.names $true w_fixed_pattern[0]
1 1
.names $false w_fixed_pattern[1]
1 1
.names $true w_fixed_pattern[2]
1 1
.names $false w_fixed_pattern[3]
1 1
.names debounce_filter_1.r_state w_switch_debounced_1
1 1
.names w_disp_1_data w_uart_data[0]
1 1
.names UART_RX_inst.r_uart_data[1] w_uart_data[1]
1 1
.names UART_RX_inst.r_uart_data[2] w_uart_data[2]
1 1
.names UART_RX_inst.r_uart_data[3] w_uart_data[3]
1 1
.names w_disp_2_data w_uart_data[4]
1 1
.names UART_RX_inst.r_uart_data[5] w_uart_data[5]
1 1
.names UART_RX_inst.r_uart_data[6] w_uart_data[6]
1 1
.names UART_RX_inst.r_uart_data[7] w_uart_data[7]
1 1
.names UART_RX_inst.r_uart_dv w_uart_dv
1 1
.names w_uart_tx_data[1] w_uart_tx_data[0]
1 1
.names w_uart_tx_data[1] w_uart_tx_data[2]
1 1
.end
