Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\EE371\lab371\lab4\NIOSII --output-directory=C:\EE371\lab371\lab4\NIOSII\proj_qsys --report-file=bsf:C:\EE371\lab371\lab4\NIOSII\proj_qsys\proj_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC7C7F23C8 --system-info=DEVICE_SPEEDGRADE=8_H7 --component-file=C:\EE371\lab371\lab4\NIOSII\proj_qsys.qsys
Progress: Loading NIOSII/proj_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proj_qsys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\EE371\lab371\lab4\NIOSII --output-directory=C:\EE371\lab371\lab4\NIOSII\proj_qsys\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\EE371\lab371\lab4\NIOSII\proj_qsys\proj_qsys.html --report-file=sopcinfo:C:\EE371\lab371\lab4\NIOSII\proj_qsys.sopcinfo --report-file=cmp:C:\EE371\lab371\lab4\NIOSII\proj_qsys\proj_qsys.cmp --report-file=qip:C:\EE371\lab371\lab4\NIOSII\proj_qsys\synthesis\proj_qsys.qip --report-file=svd:C:\EE371\lab371\lab4\NIOSII\proj_qsys\synthesis\proj_qsys.svd --report-file=regmap:C:\EE371\lab371\lab4\NIOSII\proj_qsys\synthesis\proj_qsys.regmap --report-file=xml:C:\EE371\lab371\lab4\NIOSII\proj_qsys\proj_qsys.xml --report-file=debuginfo:C:\EE371\lab371\lab4\NIOSII\proj_qsys\synthesis\proj_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC7C7F23C8 --system-info=DEVICE_SPEEDGRADE=8_H7 --component-file=C:\EE371\lab371\lab4\NIOSII\proj_qsys.qsys --language=VERILOG
Progress: Loading NIOSII/proj_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proj_qsys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: proj_qsys: Generating proj_qsys "proj_qsys" for QUARTUS_SYNTH
Info: nios2_gen2_0: Starting RTL generation for module 'proj_qsys_nios2_gen2_0'
Info: nios2_gen2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=proj_qsys_nios2_gen2_0 --dir=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0001_nios2_gen2_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0001_nios2_gen2_0_gen//proj_qsys_nios2_gen2_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_gen2_0: # 2017.02.15 23:36:39 (*) Starting Nios II generation
Info: nios2_gen2_0: # 2017.02.15 23:36:39 (*)   Checking for plaintext license.
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   Plaintext license not found.
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   Elaborating CPU configuration settings
Info: nios2_gen2_0: # 2017.02.15 23:36:41 (*)   Creating all objects for CPU
Info: nios2_gen2_0: # 2017.02.15 23:36:42 (*)   Generating RTL from CPU objects
Info: nios2_gen2_0: # 2017.02.15 23:36:42 (*)   Creating plain-text RTL
Info: nios2_gen2_0: # 2017.02.15 23:36:44 (*) Done Nios II generation
Info: nios2_gen2_0: Done RTL generation for module 'proj_qsys_nios2_gen2_0'
Info: nios2_gen2_0: "proj_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'proj_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=proj_qsys_onchip_memory2_0 --dir=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0002_onchip_memory2_0_gen//proj_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'proj_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "proj_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'proj_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=proj_qsys_jtag_uart_0 --dir=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Nikhil/AppData/Local/Temp/alt7213_3329515254958928500.dir/0003_jtag_uart_0_gen//proj_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'proj_qsys_jtag_uart_0'
Info: jtag_uart_0: "proj_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_interconnect_0: "proj_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "proj_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proj_qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_gen2_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_instruction_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_instruction_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: proj_qsys: Done "proj_qsys" with 23 modules, 37 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
