{
  "Top": "aes_main2",
  "RtlTop": "aes_main2",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes_main2",
    "Version": "1.0",
    "DisplayName": "Aes_main2",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/aes_dma.c",
      "..\/Youdumbbitch.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/aes_main2_control_s_axi.vhd",
      "impl\/vhdl\/aes_main2_inputbram_dma_m_axi.vhd",
      "impl\/vhdl\/isBusy.vhd",
      "impl\/vhdl\/XAxiCdma_SimpleTrans.vhd",
      "impl\/vhdl\/aes_main2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aes_main2_control_s_axi.v",
      "impl\/verilog\/aes_main2_inputbram_dma_m_axi.v",
      "impl\/verilog\/isBusy.v",
      "impl\/verilog\/XAxiCdma_SimpleTrans.v",
      "impl\/verilog\/aes_main2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/aes_main2_v1_0\/data\/aes_main2.mdd",
      "impl\/misc\/drivers\/aes_main2_v1_0\/data\/aes_main2.tcl",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/xaes_main2.c",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/xaes_main2.h",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/xaes_main2_hw.h",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/xaes_main2_linux.c",
      "impl\/misc\/drivers\/aes_main2_v1_0\/src\/xaes_main2_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/vivado_projects\/ReturnOf447Hype\/Test_Dma\/solution1\/.autopilot\/db\/aes_main2.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_inputbram_dma",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_inputbram_dma": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_inputbram_dma",
      "data_width": "32",
      "param_prefix": "C_M_AXI_INPUTBRAM_DMA",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "result": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_dma_config",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_dma_config",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_dma_config",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_dma_config"
            }]
        },
        {
          "offset": "0x18",
          "name": "inputDMA_addr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inputDMA_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputDMA_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of inputDMA_addr"
            }]
        },
        {
          "offset": "0x20",
          "name": "dramDMA_addr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of dramDMA_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dramDMA_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of dramDMA_addr"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inputbram_dma_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inputbram_dma_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputbram_dma_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputbram_dma_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputbram_dma_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputbram_dma_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inputbram_dma_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inputbram_dma_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inputbram_dma_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputbram_dma_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputbram_dma_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputbram_dma_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputbram_dma_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputbram_dma_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_inputbram_dma_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inputbram_dma_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputbram_dma_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputbram_dma_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inputbram_dma_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputbram_dma_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "result": {
      "dir": "out",
      "width": "32"
    },
    "result_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "input_dma_config": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_inputbram_dma",
      "dataWidth": "32"
    },
    "inputDMA_addr": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "dramDMA_addr": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "inputbram_dma": {
      "interfaceRef": "m_axi_inputbram_dma",
      "dir": "inout"
    },
    "result": {
      "interfaceRef": "result",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes_main2",
      "Instances": [
        {
          "ModuleName": "XAxiCdma_SimpleTrans",
          "InstanceName": "grp_XAxiCdma_SimpleTrans_fu_81"
        },
        {
          "ModuleName": "isBusy",
          "InstanceName": "grp_isBusy_fu_92"
        }
      ]
    },
    "Metrics": {
      "XAxiCdma_SimpleTrans": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "14",
          "LatencyWorst": "26",
          "PipelineIIMin": "1",
          "PipelineIIMax": "26",
          "PipelineII": "1 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "222",
          "LUT": "467",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "isBusy": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "43",
          "LUT": "117",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "aes_main2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "1029",
          "LUT": "1645",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "aes_main2",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-12-01 04:15:19 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
