{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510754158050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510754158050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 08:55:57 2017 " "Processing started: Wed Nov 15 08:55:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510754158050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510754158050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplexer -c multiplexer " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplexer -c multiplexer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510754158050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510754159034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-behavior_multiplexer " "Found design unit 1: multiplexer-behavior_multiplexer" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510754167925 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510754167925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510754167925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexer " "Elaborating entity \"multiplexer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510754167956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(36) " "VHDL Process Statement warning at multiplexer.vhd(36): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(38) " "VHDL Process Statement warning at multiplexer.vhd(38): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(42) " "VHDL Process Statement warning at multiplexer.vhd(42): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(43) " "VHDL Process Statement warning at multiplexer.vhd(43): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(45) " "VHDL Process Statement warning at multiplexer.vhd(45): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(46) " "VHDL Process Statement warning at multiplexer.vhd(46): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(48) " "VHDL Process Statement warning at multiplexer.vhd(48): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(52) " "VHDL Process Statement warning at multiplexer.vhd(52): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiplicandValue multiplexer.vhd(31) " "VHDL Process Statement warning at multiplexer.vhd(31): inferring latch(es) for signal or variable \"multiplicandValue\", which holds its previous value in one or more paths through the process" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signBit multiplexer.vhd(31) " "VHDL Process Statement warning at multiplexer.vhd(31): inferring latch(es) for signal or variable \"signBit\", which holds its previous value in one or more paths through the process" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510754167956 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signBit multiplexer.vhd(31) " "Inferred latch for \"signBit\" at multiplexer.vhd(31)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[0\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[0\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[1\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[1\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[2\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[2\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[3\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[3\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[4\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[4\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[5\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[5\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[6\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[6\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[7\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[7\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510754167972 "|multiplexer"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "signBit\$latch " "Latch signBit\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[0\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[0\] " "Latch multiplicandValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[1\] " "Latch multiplicandValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[2\] " "Latch multiplicandValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[3\] " "Latch multiplicandValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[4\] " "Latch multiplicandValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[5\] " "Latch multiplicandValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[6\] " "Latch multiplicandValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplicandValue\[7\] " "Latch multiplicandValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectPin\[2\] " "Ports D and ENA on the latch are fed by the same signal selectPin\[2\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR selectPin\[0\] " "Ports ENA and CLR on the latch are fed by the same signal selectPin\[0\]" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510754168425 ""}  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signBit\$latch " "LATCH primitive \"signBit\$latch\" is permanently enabled" {  } { { "multiplexer.vhd" "" { Text "D:/Dropbox/Fall 2017/ece3270/lab4/multiplexer/multiplexer.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510754168425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510754168503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510754168878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510754168878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510754169112 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510754169112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510754169112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510754169112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510754169222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 08:56:09 2017 " "Processing ended: Wed Nov 15 08:56:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510754169222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510754169222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510754169222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510754169222 ""}
