
*** Running vivado
    with args -log design_1_dvi2rgb_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dvi2rgb_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source design_1_dvi2rgb_1_0.tcl -notrace
Command: synth_design -top design_1_dvi2rgb_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 576.359 ; gain = 122.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:135]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:212]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:244]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:245]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_1_0' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:81]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
	Parameter kDebug bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'd:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:112]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
	Parameter kDebug bound to: 1 - type: bool 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:82]
	Parameter kClkRange bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (1#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (2#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:139]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:180]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:239]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:245]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (2#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (3#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Clocking.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge__parameterized0' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (3#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge__parameterized0' (3#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Decoder.vhd:98]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (4#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (5#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (5#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (6#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (7#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (8#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TMDS_Decoder.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (9#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_720p_cea.data - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (10#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (11#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (12#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-3491] module 'ila_refclk' declared at 'd:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:84' bound to instance 'ILA_RefClkx' of component 'ila_refclk' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:331]
INFO: [Synth 8-6157] synthesizing module 'ila_refclk' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (20#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (21#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (31#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (33#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (35#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (40#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1029 given [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_refclk does not have driver. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ila_refclk' (58#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:84]
INFO: [Synth 8-3491] module 'ila_pixclk' declared at 'd:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:84' bound to instance 'ILA_PixClkx' of component 'ila_pixclk' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:358]
INFO: [Synth 8-6157] synthesizing module 'ila_pixclk' [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1029 given [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_pixclk does not have driver. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:114]
INFO: [Synth 8-6155] done synthesizing module 'ila_pixclk' (59#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.SyncAsyncTrigAck'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:344]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILA_RefClkx'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:331]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'TMDS_ClockingX'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:183]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.SyncAsyncTrigOut'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:351]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILA_PixClkx'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LockLostReset'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:208]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataDecoders[0].DecoderX'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:229]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataDecoders[1].DecoderX'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:229]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataDecoders[2].DecoderX'. This will prevent further optimization [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (60#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/be44/src/dvi2rgb.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_1_0' (61#1) [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:81]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 1072.230 ; gain = 618.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/synth/ila_refclk.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/synth/ila_pixclk.v:3225]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:42 . Memory (MB): peak = 1072.230 ; gain = 618.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:42 . Memory (MB): peak = 1072.230 ; gain = 618.676
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/GenerateDebug.ILA_RefClkx/inst'
Finished Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/GenerateDebug.ILA_RefClkx/inst'
Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/GenerateDebug.ILA_PixClkx/inst'
Finished Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/GenerateDebug.ILA_PixClkx/inst'
Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'U0'
Parsing XDC File [D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_dvi2rgb_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_dvi2rgb_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  CFGLUT5 => SRLC32E: 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1105.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:50 ; elapsed = 00:03:02 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:50 ; elapsed = 00:03:02 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/\GenerateDebug.ILA_RefClkx /inst. (constraint file  D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for U0/\GenerateDebug.ILA_PixClkx /inst. (constraint file  D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc, line 31).
WARNING: set_property IODELAY_GROUP could not find object (constraint file  d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc, line 8).
Applied set_property DONT_TOUCH = true for U0/\GenerateDebug.ILA_RefClkx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\GenerateDebug.ILA_PixClkx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/dont_touch.xdc, line 20).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:03:02 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sState_reg' in module 'EEPROM_8b'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'fsm27D879AF7400'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              011 |                              001
            stturnaround |                              110 |                              110
                  stsack |                              100 |                              100
                  stread |                              001 |                              010
                  stmack |                              010 |                              101
                 stwrite |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                               00
                  stread |                             0010 |                               01
            stregaddress |                             0100 |                               11
                 stwrite |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState_reg' using encoding 'one-hot' in module 'EEPROM_8b'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA78A93500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA78AD7600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA83F0D000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA8400ED00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA83FE2200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA83FD1A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA83FA1800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA83F6F500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D8872E7200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D8872B0D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D887282100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D887260600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D887214100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D8872FBC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA7D5AA400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D88C8B9C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D88C887900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27D88C8DB700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27DA7D5DA600'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:55 ; elapsed = 00:03:08 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 62    
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 243   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 474   
+---RAMs : 
	              320 Bit         RAMs := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 55    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 34    
	   3 Input     15 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 3     
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 7     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 34    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 49    
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 342   
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 38    
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TMDS_Clocking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ResetBridge__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module SyncBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PhaseAlign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ChannelBond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ResyncToBUFG 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TWI_SlaveCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module EEPROM_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module ila_v6_2_7_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/xsdb_memory_read_inst/current_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_RefClkx /inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[985]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[984]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[983]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[982]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[981]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[980]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[979]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[978]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[977]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[976]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[975]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[974]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[973]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[972]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[971]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[970]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[969]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[968]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[967]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[966]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[965]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GenerateDebug.ILA_PixClkx /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:27 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+------------------------+-----------+----------------------+--------------+
|Module Name   | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+--------------+------------------------+-----------+----------------------+--------------+
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
+--------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 10 of d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:10]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 11 of d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:11]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 12 of d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:12]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 13 of d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc. [d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:13]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:43 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+------------------------+-----------+----------------------+--------------+
|Module Name   | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+--------------+------------------------+-----------+----------------------+--------------+
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|TMDS_Decoder: | ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
+--------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:45 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:31 ; elapsed = 00:03:46 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:03:46 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_7_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila | ila_core_inst/shifted_data_in_reg[8][5]                                          | 9      | 34    | NO           | NO                 | YES               | 34     | 0       | 
|ila_v6_2_7_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |BUFIO       |     1|
|3     |BUFR        |     1|
|4     |CARRY4      |   104|
|5     |CFGLUT5     |   230|
|6     |IDELAYCTRL  |     1|
|7     |IDELAYE2    |     3|
|8     |ISERDESE2   |     3|
|9     |ISERDESE2_1 |     3|
|10    |LUT1        |   113|
|11    |LUT2        |   184|
|12    |LUT3        |   309|
|13    |LUT4        |   492|
|14    |LUT5        |   389|
|15    |LUT6        |  1345|
|16    |MMCME2_ADV  |     1|
|17    |MUXF7       |   111|
|18    |MUXF8       |    24|
|19    |RAM32M      |     6|
|20    |RAMB18E1    |     1|
|21    |RAMB36E1    |     2|
|22    |SRL16E      |    42|
|23    |SRLC16E     |     4|
|24    |SRLC32E     |    34|
|25    |FDCE        |    16|
|26    |FDPE        |    20|
|27    |FDRE        |  4079|
|28    |FDSE        |    30|
|29    |IBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                    |Module                                             |Cells |
+------+----------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                         |                                                   |  7553|
|2     |  U0                                                                        |dvi2rgb                                            |  7553|
|3     |    TMDS_ClockingX                                                          |TMDS_Clocking                                      |    35|
|4     |      LockLostReset                                                         |ResetBridge__3                                     |     3|
|5     |        SyncAsyncx                                                          |SyncAsync_259                                      |     3|
|6     |      MMCM_LockSync                                                         |SyncAsync__parameterized0__3                       |     4|
|7     |      RdyLostReset                                                          |ResetBridge_257                                    |     3|
|8     |        SyncAsyncx                                                          |SyncAsync_258                                      |     2|
|9     |    LockLostReset                                                           |ResetBridge                                        |     2|
|10    |      SyncAsyncx                                                            |SyncAsync_256                                      |     2|
|11    |    \DataDecoders[2].DecoderX                                               |TMDS_Decoder__1                                    |   274|
|12    |      ChannelBondX                                                          |ChannelBond_249                                    |    64|
|13    |      InputSERDES_X                                                         |InputSERDES_250                                    |     4|
|14    |      PhaseAlignX                                                           |PhaseAlign_251                                     |   141|
|15    |      SyncBaseOvf                                                           |SyncBase_252                                       |    10|
|16    |        SyncAsyncx                                                          |SyncAsync__parameterized1_255                      |     2|
|17    |      SyncBaseRst                                                           |SyncBase__parameterized0_253                       |     3|
|18    |        SyncAsyncx                                                          |SyncAsync_254                                      |     2|
|19    |    \DataDecoders[1].DecoderX                                               |TMDS_Decoder__2                                    |   274|
|20    |      ChannelBondX                                                          |ChannelBond_242                                    |    64|
|21    |      InputSERDES_X                                                         |InputSERDES_243                                    |     4|
|22    |      PhaseAlignX                                                           |PhaseAlign_244                                     |   141|
|23    |      SyncBaseOvf                                                           |SyncBase_245                                       |    10|
|24    |        SyncAsyncx                                                          |SyncAsync__parameterized1_248                      |     2|
|25    |      SyncBaseRst                                                           |SyncBase__parameterized0_246                       |     3|
|26    |        SyncAsyncx                                                          |SyncAsync_247                                      |     2|
|27    |    \DataDecoders[0].DecoderX                                               |TMDS_Decoder                                       |   274|
|28    |      ChannelBondX                                                          |ChannelBond                                        |    64|
|29    |      InputSERDES_X                                                         |InputSERDES                                        |     4|
|30    |      PhaseAlignX                                                           |PhaseAlign                                         |   141|
|31    |      SyncBaseOvf                                                           |SyncBase                                           |    10|
|32    |        SyncAsyncx                                                          |SyncAsync__parameterized1_241                      |     2|
|33    |      SyncBaseRst                                                           |SyncBase__parameterized0                           |     3|
|34    |        SyncAsyncx                                                          |SyncAsync_240                                      |     2|
|35    |    \GenerateDebug.ILA_RefClkx                                              |ila_refclk                                         |  2937|
|36    |      inst                                                                  |ila_v6_2_7_ila                                     |  2937|
|37    |        ila_core_inst                                                       |ila_v6_2_7_ila_core                                |  2924|
|38    |          ila_trace_memory_inst                                             |ila_v6_2_7_ila_trace_memory                        |     1|
|39    |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                 |     1|
|40    |              inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                           |     1|
|41    |                \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                    |     1|
|42    |                  \valid.cstr                                               |blk_mem_gen_generic_cstr                           |     1|
|43    |                    \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                             |     1|
|44    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                           |     1|
|45    |          u_ila_cap_ctrl                                                    |ila_v6_2_7_ila_cap_ctrl_legacy                     |   279|
|46    |            U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_217           |     5|
|47    |            U_NS0                                                           |ltlib_v1_0_0_cfglut7_218                           |     6|
|48    |            U_NS1                                                           |ltlib_v1_0_0_cfglut7_219                           |     8|
|49    |            u_cap_addrgen                                                   |ila_v6_2_7_ila_cap_addrgen                         |   255|
|50    |              U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_220                           |     3|
|51    |              u_cap_sample_counter                                          |ila_v6_2_7_ila_cap_sample_counter                  |    61|
|52    |                U_SCE                                                       |ltlib_v1_0_0_cfglut4_232                           |     1|
|53    |                U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_233                           |     1|
|54    |                U_SCRST                                                     |ltlib_v1_0_0_cfglut6_234                           |     4|
|55    |                u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_235                     |    23|
|56    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_236                |    23|
|57    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_237         |    13|
|58    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_238   |     5|
|59    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_239   |     6|
|60    |              u_cap_window_counter                                          |ila_v6_2_7_ila_cap_window_counter                  |    60|
|61    |                U_WCE                                                       |ltlib_v1_0_0_cfglut4_221                           |     1|
|62    |                U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_222                           |     1|
|63    |                U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_223                           |     1|
|64    |                u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                         |    12|
|65    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_228                |    12|
|66    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_229         |    12|
|67    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_230   |     5|
|68    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_231   |     5|
|69    |                u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_224                     |    22|
|70    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                    |    22|
|71    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_225         |    12|
|72    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_226   |     5|
|73    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_227   |     5|
|74    |          u_ila_regs                                                        |ila_v6_2_7_ila_register                            |  2314|
|75    |            U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__1                              |   302|
|76    |            reg_890                                                         |xsdbs_v1_0_2_reg__parameterized60__1               |    16|
|77    |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_216                          |    16|
|78    |            \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_163                           |    76|
|79    |            \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized9_164           |    76|
|80    |            \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized10_165          |   108|
|81    |            \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_166           |    76|
|82    |            \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_167           |    75|
|83    |            \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_168           |    90|
|84    |            \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_169           |    76|
|85    |            \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_170           |    76|
|86    |            \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_171           |    75|
|87    |            \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6_172           |    90|
|88    |            \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7_173           |    78|
|89    |            \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8_174           |    76|
|90    |            \STRG_QUAL.qual_strg_srl_reg                                    |xsdbs_v1_0_2_reg_p2s__parameterized12_175          |    90|
|91    |            \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized11_176          |    76|
|92    |            reg_15                                                          |xsdbs_v1_0_2_reg__parameterized42_177              |    23|
|93    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_215                           |    23|
|94    |            reg_16                                                          |xsdbs_v1_0_2_reg__parameterized43_178              |    17|
|95    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_214                           |    17|
|96    |            reg_17                                                          |xsdbs_v1_0_2_reg__parameterized44_179              |    36|
|97    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_213                           |    36|
|98    |            reg_18                                                          |xsdbs_v1_0_2_reg__parameterized45_180              |    23|
|99    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_212                           |    23|
|100   |            reg_19                                                          |xsdbs_v1_0_2_reg__parameterized46_181              |    17|
|101   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_211                           |    17|
|102   |            reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized47_182              |    37|
|103   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_210           |    37|
|104   |            reg_6                                                           |xsdbs_v1_0_2_reg__parameterized27_183              |    32|
|105   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_209                           |    32|
|106   |            reg_7                                                           |xsdbs_v1_0_2_reg__parameterized28                  |    27|
|107   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0               |    27|
|108   |            reg_8                                                           |xsdbs_v1_0_2_reg__parameterized29_184              |     9|
|109   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_208                          |     9|
|110   |            reg_80                                                          |xsdbs_v1_0_2_reg__parameterized48_185              |    17|
|111   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_207           |    17|
|112   |            reg_81                                                          |xsdbs_v1_0_2_reg__parameterized49_186              |    17|
|113   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_206                           |    17|
|114   |            reg_82                                                          |xsdbs_v1_0_2_reg__parameterized50_187              |    19|
|115   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_205           |    19|
|116   |            reg_83                                                          |xsdbs_v1_0_2_reg__parameterized51_188              |    47|
|117   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_204                           |    47|
|118   |            reg_84                                                          |xsdbs_v1_0_2_reg__parameterized52_189              |    32|
|119   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_203                           |    32|
|120   |            reg_85                                                          |xsdbs_v1_0_2_reg__parameterized53_190              |    17|
|121   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_202                           |    17|
|122   |            reg_887                                                         |xsdbs_v1_0_2_reg__parameterized55_191              |     3|
|123   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_201                          |     3|
|124   |            reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized57_192              |     6|
|125   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_200                          |     6|
|126   |            reg_9                                                           |xsdbs_v1_0_2_reg__parameterized30_193              |    22|
|127   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_199                          |    22|
|128   |            reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized13_194          |    92|
|129   |            reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_195                        |    37|
|130   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_198                           |    37|
|131   |            reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_196        |     7|
|132   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_197                          |     7|
|133   |          u_ila_reset_ctrl                                                  |ila_v6_2_7_ila_reset_ctrl_100                      |    47|
|134   |            arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_157             |     5|
|135   |            \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_158                   |     7|
|136   |            \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_159                   |     6|
|137   |            \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_160                   |     7|
|138   |            \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_161                   |     6|
|139   |            halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_162             |     6|
|140   |          u_trig                                                            |ila_v6_2_7_ila_trigger                             |   164|
|141   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                 |    15|
|142   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_153                        |    13|
|143   |                DUT                                                         |ltlib_v1_0_0_all_typeA_154                         |    13|
|144   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_155                   |     5|
|145   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_156   |     6|
|146   |            \STRG_QUAL.U_STRG_QUAL                                          |ltlib_v1_0_0_match_101                             |    26|
|147   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                            |    25|
|148   |                DUT                                                         |ltlib_v1_0_0_all_typeA_150                         |    13|
|149   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_151                   |     5|
|150   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_152   |     6|
|151   |            U_TM                                                            |ila_v6_2_7_ila_trig_match                          |   120|
|152   |              \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_102             |    11|
|153   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_147        |    10|
|154   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_148         |     8|
|155   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_149   |     6|
|156   |              \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized0_103             |    11|
|157   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_144        |    10|
|158   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_145         |     8|
|159   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_146   |     6|
|160   |              \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized0_104             |     9|
|161   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_141        |     8|
|162   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_142         |     8|
|163   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_143   |     6|
|164   |              \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_105             |     9|
|165   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_138        |     8|
|166   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_139         |     8|
|167   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_140   |     6|
|168   |              \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_106             |    11|
|169   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_135        |    10|
|170   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_136         |     8|
|171   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_137   |     6|
|172   |              \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_107             |     9|
|173   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_132        |     8|
|174   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_133         |     8|
|175   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_134   |     6|
|176   |              \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized0_108             |    11|
|177   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_129        |    10|
|178   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_130         |     8|
|179   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_131   |     6|
|180   |              \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_109             |     9|
|181   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_126        |     8|
|182   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_127         |     8|
|183   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_128   |     6|
|184   |              \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized0_110             |    11|
|185   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_123        |    10|
|186   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_124         |     8|
|187   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_125   |     6|
|188   |              \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0_111             |     9|
|189   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_120        |     8|
|190   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_121         |     8|
|191   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_122   |     6|
|192   |              \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized0_112             |    11|
|193   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_117        |    10|
|194   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_118         |     8|
|195   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_119   |     6|
|196   |              \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized0_113             |     9|
|197   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_114        |     8|
|198   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_115         |     8|
|199   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_116   |     6|
|200   |          xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                         |    56|
|201   |    \GenerateDebug.SyncAsyncTrigAck                                         |SyncAsync__parameterized0__2                       |     2|
|202   |    \GenerateDebug.SyncAsyncTrigOut                                         |SyncAsync__parameterized0                          |     2|
|203   |    \GenerateDebug.ILA_PixClkx                                              |ila_pixclk                                         |  3521|
|204   |      inst                                                                  |ila_v6_2_7_ila__parameterized0                     |  3521|
|205   |        ila_core_inst                                                       |ila_v6_2_7_ila_core__parameterized0                |  3486|
|206   |          ila_trace_memory_inst                                             |ila_v6_2_7_ila_trace_memory__parameterized0        |     2|
|207   |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6__parameterized0                 |     2|
|208   |              inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0           |     2|
|209   |                \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                    |     2|
|210   |                  \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0           |     2|
|211   |                    \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized0             |     1|
|212   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0           |     1|
|213   |                    \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized1             |     1|
|214   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1           |     1|
|215   |          u_ila_cap_ctrl                                                    |ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0     |   287|
|216   |            U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0               |     5|
|217   |            U_NS0                                                           |ltlib_v1_0_0_cfglut7                               |     6|
|218   |            U_NS1                                                           |ltlib_v1_0_0_cfglut7_85                            |     6|
|219   |            u_cap_addrgen                                                   |ila_v6_2_7_ila_cap_addrgen__parameterized0         |   263|
|220   |              U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                               |     3|
|221   |              u_cap_sample_counter                                          |ila_v6_2_7_ila_cap_sample_counter__parameterized0  |    63|
|222   |                U_SCE                                                       |ltlib_v1_0_0_cfglut4_92                            |     1|
|223   |                U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_93                            |     1|
|224   |                U_SCRST                                                     |ltlib_v1_0_0_cfglut6_94                            |     3|
|225   |                u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay__parameterized0_95      |    23|
|226   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_96 |    23|
|227   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_97          |    12|
|228   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_98    |     5|
|229   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_99    |     5|
|230   |              u_cap_window_counter                                          |ila_v6_2_7_ila_cap_window_counter__parameterized0  |    63|
|231   |                U_WCE                                                       |ltlib_v1_0_0_cfglut4                               |     1|
|232   |                U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                               |     1|
|233   |                U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_86                            |     1|
|234   |                u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0         |    12|
|235   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_88 |    12|
|236   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_89          |    12|
|237   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_90    |     5|
|238   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_91    |     5|
|239   |                u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0_87      |    23|
|240   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0    |    23|
|241   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1             |    12|
|242   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1       |     5|
|243   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2       |     5|
|244   |          u_ila_regs                                                        |ila_v6_2_7_ila_register__parameterized0            |  2652|
|245   |            U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                 |   302|
|246   |            reg_890                                                         |xsdbs_v1_0_2_reg__parameterized60                  |    16|
|247   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_84                           |    16|
|248   |            \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                               |    74|
|249   |            \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized9               |    74|
|250   |            \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized10              |   107|
|251   |            \MU_SRL[12].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14              |    76|
|252   |            \MU_SRL[13].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15              |    74|
|253   |            \MU_SRL[14].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16              |    74|
|254   |            \MU_SRL[15].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17              |    93|
|255   |            \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0               |    74|
|256   |            \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1               |    74|
|257   |            \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2               |   122|
|258   |            \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3               |    74|
|259   |            \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4               |    74|
|260   |            \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5               |    74|
|261   |            \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6               |    92|
|262   |            \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7               |    74|
|263   |            \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8               |    74|
|264   |            \STRG_QUAL.qual_strg_srl_reg                                    |xsdbs_v1_0_2_reg_p2s__parameterized12              |    90|
|265   |            \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized11              |    74|
|266   |            reg_15                                                          |xsdbs_v1_0_2_reg__parameterized42                  |    17|
|267   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_83                            |    17|
|268   |            reg_16                                                          |xsdbs_v1_0_2_reg__parameterized43                  |    18|
|269   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_82                            |    18|
|270   |            reg_17                                                          |xsdbs_v1_0_2_reg__parameterized44                  |    47|
|271   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_81                            |    47|
|272   |            reg_18                                                          |xsdbs_v1_0_2_reg__parameterized45                  |    17|
|273   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_80                            |    17|
|274   |            reg_19                                                          |xsdbs_v1_0_2_reg__parameterized46                  |    19|
|275   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_79                            |    19|
|276   |            reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized47                  |    47|
|277   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_78            |    47|
|278   |            reg_6                                                           |xsdbs_v1_0_2_reg__parameterized27                  |    31|
|279   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_77                            |    31|
|280   |            reg_7                                                           |xsdbs_v1_0_2_reg__parameterized67                  |    23|
|281   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized2               |    23|
|282   |            reg_8                                                           |xsdbs_v1_0_2_reg__parameterized29                  |     5|
|283   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_76                           |     5|
|284   |            reg_80                                                          |xsdbs_v1_0_2_reg__parameterized48                  |    17|
|285   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_75            |    17|
|286   |            reg_81                                                          |xsdbs_v1_0_2_reg__parameterized49                  |    17|
|287   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_74                            |    17|
|288   |            reg_82                                                          |xsdbs_v1_0_2_reg__parameterized50                  |    17|
|289   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1               |    17|
|290   |            reg_83                                                          |xsdbs_v1_0_2_reg__parameterized51                  |    56|
|291   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_73                            |    56|
|292   |            reg_84                                                          |xsdbs_v1_0_2_reg__parameterized52                  |    20|
|293   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_72                            |    20|
|294   |            reg_85                                                          |xsdbs_v1_0_2_reg__parameterized53                  |    17|
|295   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_71                            |    17|
|296   |            reg_887                                                         |xsdbs_v1_0_2_reg__parameterized55                  |     2|
|297   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_70                           |     2|
|298   |            reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized57                  |     6|
|299   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_69                           |     6|
|300   |            reg_9                                                           |xsdbs_v1_0_2_reg__parameterized30                  |    19|
|301   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_68                           |    19|
|302   |            reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized13              |    96|
|303   |            reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                            |    42|
|304   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                               |    42|
|305   |            reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0            |    16|
|306   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                              |    16|
|307   |          u_ila_reset_ctrl                                                  |ila_v6_2_7_ila_reset_ctrl                          |    46|
|308   |            arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                 |     5|
|309   |            \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                       |     7|
|310   |            \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_64                    |     6|
|311   |            \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_65                    |     7|
|312   |            \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_66                    |     6|
|313   |            halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_67              |     6|
|314   |          u_trig                                                            |ila_v6_2_7_ila_trigger__parameterized0             |   248|
|315   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized1                 |    15|
|316   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1_60         |    13|
|317   |                DUT                                                         |ltlib_v1_0_0_all_typeA_61                          |    13|
|318   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_62                    |     5|
|319   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_63    |     6|
|320   |            \STRG_QUAL.U_STRG_QUAL                                          |ltlib_v1_0_0_match__parameterized1_2               |    30|
|321   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1            |    29|
|322   |                DUT                                                         |ltlib_v1_0_0_all_typeA                             |    13|
|323   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice                       |     5|
|324   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_59    |     6|
|325   |            U_TM                                                            |ila_v6_2_7_ila_trig_match__parameterized0          |   200|
|326   |              \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                 |    11|
|327   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_56         |    10|
|328   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_57          |     8|
|329   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_58    |     6|
|330   |              \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized3                 |    15|
|331   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_53         |    14|
|332   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_54          |     8|
|333   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_55    |     6|
|334   |              \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized3_3               |     9|
|335   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_50         |     8|
|336   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_51          |     8|
|337   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_52    |     6|
|338   |              \N_DDR_MODE.G_NMU[12].U_M                                     |ltlib_v1_0_0_match__parameterized3_4               |    15|
|339   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_47         |    14|
|340   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_48          |     8|
|341   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_49    |     6|
|342   |              \N_DDR_MODE.G_NMU[13].U_M                                     |ltlib_v1_0_0_match__parameterized3_5               |     9|
|343   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_44         |     8|
|344   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_45          |     8|
|345   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_46    |     6|
|346   |              \N_DDR_MODE.G_NMU[14].U_M                                     |ltlib_v1_0_0_match__parameterized3_6               |    15|
|347   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_41         |    14|
|348   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_42          |     8|
|349   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_43    |     6|
|350   |              \N_DDR_MODE.G_NMU[15].U_M                                     |ltlib_v1_0_0_match__parameterized3_7               |     9|
|351   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_38         |     8|
|352   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_39          |     8|
|353   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_40    |     6|
|354   |              \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_8               |     9|
|355   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0            |     8|
|356   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_36          |     8|
|357   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_37    |     6|
|358   |              \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized2                 |    19|
|359   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_33         |    18|
|360   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_34          |     8|
|361   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_35    |     6|
|362   |              \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized2_9               |     9|
|363   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_30         |     8|
|364   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_31          |     8|
|365   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_32    |     6|
|366   |              \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized2_10              |    19|
|367   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_27         |    18|
|368   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_28          |     8|
|369   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_29    |     6|
|370   |              \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized2_11              |     9|
|371   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_24         |     8|
|372   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_25          |     8|
|373   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_26    |     6|
|374   |              \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized2_12              |    19|
|375   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_21         |    18|
|376   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_22          |     8|
|377   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_23    |     6|
|378   |              \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized2_13              |     9|
|379   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2            |     8|
|380   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_19          |     8|
|381   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_20    |     6|
|382   |              \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized3_14              |    15|
|383   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_16         |    14|
|384   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_17          |     8|
|385   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_18    |     6|
|386   |              \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized3_15              |     9|
|387   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3            |     8|
|388   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0             |     8|
|389   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0       |     6|
|390   |          xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0         |   109|
|391   |    \GenerateBUFG.ResyncToBUFG_X                                            |ResyncToBUFG                                       |    28|
|392   |    \GenerateDDC.DDC_EEPROM                                                 |EEPROM_8b                                          |   201|
|393   |      I2C_SlaveController                                                   |TWI_SlaveCtl                                       |   115|
|394   |        GlitchF_SCL                                                         |GlitchFilter                                       |    12|
|395   |        GlitchF_SDA                                                         |GlitchFilter_0                                     |    12|
|396   |        SyncSCL                                                             |SyncAsync                                          |     3|
|397   |        SyncSDA                                                             |SyncAsync_1                                        |     3|
|398   |    LockedSync                                                              |ResetBridge__parameterized0                        |     3|
|399   |      SyncAsyncx                                                            |SyncAsync__parameterized1                          |     2|
+------+----------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:03:31 . Memory (MB): peak = 1105.582 ; gain = 618.676
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:03:47 . Memory (MB): peak = 1105.582 ; gain = 652.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  CFGLUT5 => SRLC32E: 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
700 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:54 . Memory (MB): peak = 1105.582 ; gain = 653.762
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/design_1_dvi2rgb_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0.xci
INFO: [Coretcl 2-1174] Renamed 398 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1/design_1_dvi2rgb_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dvi2rgb_1_0_utilization_synth.rpt -pb design_1_dvi2rgb_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1105.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 11:52:51 2020...
