// Seed: 2176754247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial $display;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9,
    input supply1 id_10,
    output uwire id_11,
    input logic id_12,
    input tri id_13,
    output tri1 id_14,
    output wire id_15,
    input supply0 id_16,
    input uwire void id_17,
    output wire id_18
);
  assign id_6 = id_17 - 1;
  wor id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  assign id_15 = 1;
  reg id_21;
  uwire id_22, id_23;
  always id_21 = 1;
  assign id_22 = id_3 > 1'b0;
  initial id_21 <= id_12;
endmodule
