<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for periph_gic subsystem moredump
  Chip hash: e22e


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="periph_gic">
  <block name="periph_gic_module" comment="">
    <register addr="e8001000" rw_flags="RW" width="4" name="ICDDCR" comment="Distributor Controller Register"/>
    <register addr="e8001004" rw_flags="R" width="4" name="ICDICTR" comment="Interrupt Controller Type Register"/>
    <register addr="e8001008" rw_flags="R" width="4" name="ICDIIDR" comment="Distributor Implementer Identification Register"/>
    <register addr="e8001100" rw_flags="RW" width="4" name="ICDISER[0]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001104" rw_flags="RW" width="4" name="ICDISER[1]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001108" rw_flags="RW" width="4" name="ICDISER[2]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e800110c" rw_flags="RW" width="4" name="ICDISER[3]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001110" rw_flags="RW" width="4" name="ICDISER[4]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001114" rw_flags="RW" width="4" name="ICDISER[5]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001118" rw_flags="RW" width="4" name="ICDISER[6]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e800111c" rw_flags="RW" width="4" name="ICDISER[7]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001120" rw_flags="RW" width="4" name="ICDISER[8]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001124" rw_flags="RW" width="4" name="ICDISER[9]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001128" rw_flags="RW" width="4" name="ICDISER[10]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e800112c" rw_flags="RW" width="4" name="ICDISER[11]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001130" rw_flags="RW" width="4" name="ICDISER[12]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001134" rw_flags="RW" width="4" name="ICDISER[13]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001138" rw_flags="RW" width="4" name="ICDISER[14]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e800113c" rw_flags="RW" width="4" name="ICDISER[15]" comment="Interrupt Set-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001180" rw_flags="RW" width="4" name="ICDICER[0]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001184" rw_flags="RW" width="4" name="ICDICER[1]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001188" rw_flags="RW" width="4" name="ICDICER[2]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e800118c" rw_flags="RW" width="4" name="ICDICER[3]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001190" rw_flags="RW" width="4" name="ICDICER[4]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001194" rw_flags="RW" width="4" name="ICDICER[5]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001198" rw_flags="RW" width="4" name="ICDICER[6]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e800119c" rw_flags="RW" width="4" name="ICDICER[7]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011a0" rw_flags="RW" width="4" name="ICDICER[8]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011a4" rw_flags="RW" width="4" name="ICDICER[9]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011a8" rw_flags="RW" width="4" name="ICDICER[10]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011ac" rw_flags="RW" width="4" name="ICDICER[11]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011b0" rw_flags="RW" width="4" name="ICDICER[12]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011b4" rw_flags="RW" width="4" name="ICDICER[13]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011b8" rw_flags="RW" width="4" name="ICDICER[14]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e80011bc" rw_flags="RW" width="4" name="ICDICER[15]" comment="Interrupt Clear-Enable Registers. One bit per interrupt source."/>
    <register addr="e8001200" rw_flags="RW" width="4" name="ICDISPR[0]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001204" rw_flags="RW" width="4" name="ICDISPR[1]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001208" rw_flags="RW" width="4" name="ICDISPR[2]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e800120c" rw_flags="RW" width="4" name="ICDISPR[3]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001210" rw_flags="RW" width="4" name="ICDISPR[4]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001214" rw_flags="RW" width="4" name="ICDISPR[5]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001218" rw_flags="RW" width="4" name="ICDISPR[6]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e800121c" rw_flags="RW" width="4" name="ICDISPR[7]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001220" rw_flags="RW" width="4" name="ICDISPR[8]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001224" rw_flags="RW" width="4" name="ICDISPR[9]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001228" rw_flags="RW" width="4" name="ICDISPR[10]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e800122c" rw_flags="RW" width="4" name="ICDISPR[11]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001230" rw_flags="RW" width="4" name="ICDISPR[12]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001234" rw_flags="RW" width="4" name="ICDISPR[13]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001238" rw_flags="RW" width="4" name="ICDISPR[14]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e800123c" rw_flags="RW" width="4" name="ICDISPR[15]" comment="Interrupt Set-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001280" rw_flags="RW" width="4" name="ICDICPR[0]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001284" rw_flags="RW" width="4" name="ICDICPR[1]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001288" rw_flags="RW" width="4" name="ICDICPR[2]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e800128c" rw_flags="RW" width="4" name="ICDICPR[3]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001290" rw_flags="RW" width="4" name="ICDICPR[4]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001294" rw_flags="RW" width="4" name="ICDICPR[5]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001298" rw_flags="RW" width="4" name="ICDICPR[6]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e800129c" rw_flags="RW" width="4" name="ICDICPR[7]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012a0" rw_flags="RW" width="4" name="ICDICPR[8]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012a4" rw_flags="RW" width="4" name="ICDICPR[9]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012a8" rw_flags="RW" width="4" name="ICDICPR[10]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012ac" rw_flags="RW" width="4" name="ICDICPR[11]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012b0" rw_flags="RW" width="4" name="ICDICPR[12]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012b4" rw_flags="RW" width="4" name="ICDICPR[13]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012b8" rw_flags="RW" width="4" name="ICDICPR[14]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e80012bc" rw_flags="RW" width="4" name="ICDICPR[15]" comment="Interrupt Clear-Pending Registers. One bit per interrupt source."/>
    <register addr="e8001300" rw_flags="R" width="4" name="ICDABR[0]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001304" rw_flags="R" width="4" name="ICDABR[1]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001308" rw_flags="R" width="4" name="ICDABR[2]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e800130c" rw_flags="R" width="4" name="ICDABR[3]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001310" rw_flags="R" width="4" name="ICDABR[4]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001314" rw_flags="R" width="4" name="ICDABR[5]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001318" rw_flags="R" width="4" name="ICDABR[6]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e800131c" rw_flags="R" width="4" name="ICDABR[7]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001320" rw_flags="R" width="4" name="ICDABR[8]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001324" rw_flags="R" width="4" name="ICDABR[9]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001328" rw_flags="R" width="4" name="ICDABR[10]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e800132c" rw_flags="R" width="4" name="ICDABR[11]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001330" rw_flags="R" width="4" name="ICDABR[12]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001334" rw_flags="R" width="4" name="ICDABR[13]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001338" rw_flags="R" width="4" name="ICDABR[14]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e800133c" rw_flags="R" width="4" name="ICDABR[15]" comment="Active Bit Registers. One bit per interrupt source."/>
    <register addr="e8001400" rw_flags="RW" width="4" name="ICDIPR[0]" comment="Interrupt Priority Registers"/>
    <register addr="e8001404" rw_flags="RW" width="4" name="ICDIPR[1]" comment="Interrupt Priority Registers"/>
    <register addr="e8001408" rw_flags="RW" width="4" name="ICDIPR[2]" comment="Interrupt Priority Registers"/>
    <register addr="e800140c" rw_flags="RW" width="4" name="ICDIPR[3]" comment="Interrupt Priority Registers"/>
    <register addr="e8001410" rw_flags="RW" width="4" name="ICDIPR[4]" comment="Interrupt Priority Registers"/>
    <register addr="e8001414" rw_flags="RW" width="4" name="ICDIPR[5]" comment="Interrupt Priority Registers"/>
    <register addr="e8001418" rw_flags="RW" width="4" name="ICDIPR[6]" comment="Interrupt Priority Registers"/>
    <register addr="e800141c" rw_flags="RW" width="4" name="ICDIPR[7]" comment="Interrupt Priority Registers"/>
    <register addr="e8001420" rw_flags="RW" width="4" name="ICDIPR[8]" comment="Interrupt Priority Registers"/>
    <register addr="e8001424" rw_flags="RW" width="4" name="ICDIPR[9]" comment="Interrupt Priority Registers"/>
    <register addr="e8001428" rw_flags="RW" width="4" name="ICDIPR[10]" comment="Interrupt Priority Registers"/>
    <register addr="e800142c" rw_flags="RW" width="4" name="ICDIPR[11]" comment="Interrupt Priority Registers"/>
    <register addr="e8001430" rw_flags="RW" width="4" name="ICDIPR[12]" comment="Interrupt Priority Registers"/>
    <register addr="e8001434" rw_flags="RW" width="4" name="ICDIPR[13]" comment="Interrupt Priority Registers"/>
    <register addr="e8001438" rw_flags="RW" width="4" name="ICDIPR[14]" comment="Interrupt Priority Registers"/>
    <register addr="e800143c" rw_flags="RW" width="4" name="ICDIPR[15]" comment="Interrupt Priority Registers"/>
    <register addr="e8001440" rw_flags="RW" width="4" name="ICDIPR[16]" comment="Interrupt Priority Registers"/>
    <register addr="e8001444" rw_flags="RW" width="4" name="ICDIPR[17]" comment="Interrupt Priority Registers"/>
    <register addr="e8001448" rw_flags="RW" width="4" name="ICDIPR[18]" comment="Interrupt Priority Registers"/>
    <register addr="e800144c" rw_flags="RW" width="4" name="ICDIPR[19]" comment="Interrupt Priority Registers"/>
    <register addr="e8001450" rw_flags="RW" width="4" name="ICDIPR[20]" comment="Interrupt Priority Registers"/>
    <register addr="e8001454" rw_flags="RW" width="4" name="ICDIPR[21]" comment="Interrupt Priority Registers"/>
    <register addr="e8001458" rw_flags="RW" width="4" name="ICDIPR[22]" comment="Interrupt Priority Registers"/>
    <register addr="e800145c" rw_flags="RW" width="4" name="ICDIPR[23]" comment="Interrupt Priority Registers"/>
    <register addr="e8001460" rw_flags="RW" width="4" name="ICDIPR[24]" comment="Interrupt Priority Registers"/>
    <register addr="e8001464" rw_flags="RW" width="4" name="ICDIPR[25]" comment="Interrupt Priority Registers"/>
    <register addr="e8001468" rw_flags="RW" width="4" name="ICDIPR[26]" comment="Interrupt Priority Registers"/>
    <register addr="e800146c" rw_flags="RW" width="4" name="ICDIPR[27]" comment="Interrupt Priority Registers"/>
    <register addr="e8001470" rw_flags="RW" width="4" name="ICDIPR[28]" comment="Interrupt Priority Registers"/>
    <register addr="e8001474" rw_flags="RW" width="4" name="ICDIPR[29]" comment="Interrupt Priority Registers"/>
    <register addr="e8001478" rw_flags="RW" width="4" name="ICDIPR[30]" comment="Interrupt Priority Registers"/>
    <register addr="e800147c" rw_flags="RW" width="4" name="ICDIPR[31]" comment="Interrupt Priority Registers"/>
    <register addr="e8001480" rw_flags="RW" width="4" name="ICDIPR[32]" comment="Interrupt Priority Registers"/>
    <register addr="e8001484" rw_flags="RW" width="4" name="ICDIPR[33]" comment="Interrupt Priority Registers"/>
    <register addr="e8001488" rw_flags="RW" width="4" name="ICDIPR[34]" comment="Interrupt Priority Registers"/>
    <register addr="e800148c" rw_flags="RW" width="4" name="ICDIPR[35]" comment="Interrupt Priority Registers"/>
    <register addr="e8001490" rw_flags="RW" width="4" name="ICDIPR[36]" comment="Interrupt Priority Registers"/>
    <register addr="e8001494" rw_flags="RW" width="4" name="ICDIPR[37]" comment="Interrupt Priority Registers"/>
    <register addr="e8001498" rw_flags="RW" width="4" name="ICDIPR[38]" comment="Interrupt Priority Registers"/>
    <register addr="e800149c" rw_flags="RW" width="4" name="ICDIPR[39]" comment="Interrupt Priority Registers"/>
    <register addr="e80014a0" rw_flags="RW" width="4" name="ICDIPR[40]" comment="Interrupt Priority Registers"/>
    <register addr="e80014a4" rw_flags="RW" width="4" name="ICDIPR[41]" comment="Interrupt Priority Registers"/>
    <register addr="e80014a8" rw_flags="RW" width="4" name="ICDIPR[42]" comment="Interrupt Priority Registers"/>
    <register addr="e80014ac" rw_flags="RW" width="4" name="ICDIPR[43]" comment="Interrupt Priority Registers"/>
    <register addr="e80014b0" rw_flags="RW" width="4" name="ICDIPR[44]" comment="Interrupt Priority Registers"/>
    <register addr="e80014b4" rw_flags="RW" width="4" name="ICDIPR[45]" comment="Interrupt Priority Registers"/>
    <register addr="e80014b8" rw_flags="RW" width="4" name="ICDIPR[46]" comment="Interrupt Priority Registers"/>
    <register addr="e80014bc" rw_flags="RW" width="4" name="ICDIPR[47]" comment="Interrupt Priority Registers"/>
    <register addr="e80014c0" rw_flags="RW" width="4" name="ICDIPR[48]" comment="Interrupt Priority Registers"/>
    <register addr="e80014c4" rw_flags="RW" width="4" name="ICDIPR[49]" comment="Interrupt Priority Registers"/>
    <register addr="e80014c8" rw_flags="RW" width="4" name="ICDIPR[50]" comment="Interrupt Priority Registers"/>
    <register addr="e80014cc" rw_flags="RW" width="4" name="ICDIPR[51]" comment="Interrupt Priority Registers"/>
    <register addr="e80014d0" rw_flags="RW" width="4" name="ICDIPR[52]" comment="Interrupt Priority Registers"/>
    <register addr="e80014d4" rw_flags="RW" width="4" name="ICDIPR[53]" comment="Interrupt Priority Registers"/>
    <register addr="e80014d8" rw_flags="RW" width="4" name="ICDIPR[54]" comment="Interrupt Priority Registers"/>
    <register addr="e80014dc" rw_flags="RW" width="4" name="ICDIPR[55]" comment="Interrupt Priority Registers"/>
    <register addr="e80014e0" rw_flags="RW" width="4" name="ICDIPR[56]" comment="Interrupt Priority Registers"/>
    <register addr="e80014e4" rw_flags="RW" width="4" name="ICDIPR[57]" comment="Interrupt Priority Registers"/>
    <register addr="e80014e8" rw_flags="RW" width="4" name="ICDIPR[58]" comment="Interrupt Priority Registers"/>
    <register addr="e80014ec" rw_flags="RW" width="4" name="ICDIPR[59]" comment="Interrupt Priority Registers"/>
    <register addr="e80014f0" rw_flags="RW" width="4" name="ICDIPR[60]" comment="Interrupt Priority Registers"/>
    <register addr="e80014f4" rw_flags="RW" width="4" name="ICDIPR[61]" comment="Interrupt Priority Registers"/>
    <register addr="e80014f8" rw_flags="RW" width="4" name="ICDIPR[62]" comment="Interrupt Priority Registers"/>
    <register addr="e80014fc" rw_flags="RW" width="4" name="ICDIPR[63]" comment="Interrupt Priority Registers"/>
    <register addr="e8001800" rw_flags="RW" width="4" name="ICDIPTR[0]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001804" rw_flags="RW" width="4" name="ICDIPTR[1]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001808" rw_flags="RW" width="4" name="ICDIPTR[2]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800180c" rw_flags="RW" width="4" name="ICDIPTR[3]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001810" rw_flags="RW" width="4" name="ICDIPTR[4]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001814" rw_flags="RW" width="4" name="ICDIPTR[5]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001818" rw_flags="RW" width="4" name="ICDIPTR[6]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800181c" rw_flags="RW" width="4" name="ICDIPTR[7]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001820" rw_flags="RW" width="4" name="ICDIPTR[8]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001824" rw_flags="RW" width="4" name="ICDIPTR[9]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001828" rw_flags="RW" width="4" name="ICDIPTR[10]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800182c" rw_flags="RW" width="4" name="ICDIPTR[11]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001830" rw_flags="RW" width="4" name="ICDIPTR[12]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001834" rw_flags="RW" width="4" name="ICDIPTR[13]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001838" rw_flags="RW" width="4" name="ICDIPTR[14]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800183c" rw_flags="RW" width="4" name="ICDIPTR[15]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001840" rw_flags="RW" width="4" name="ICDIPTR[16]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001844" rw_flags="RW" width="4" name="ICDIPTR[17]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001848" rw_flags="RW" width="4" name="ICDIPTR[18]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800184c" rw_flags="RW" width="4" name="ICDIPTR[19]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001850" rw_flags="RW" width="4" name="ICDIPTR[20]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001854" rw_flags="RW" width="4" name="ICDIPTR[21]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001858" rw_flags="RW" width="4" name="ICDIPTR[22]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800185c" rw_flags="RW" width="4" name="ICDIPTR[23]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001860" rw_flags="RW" width="4" name="ICDIPTR[24]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001864" rw_flags="RW" width="4" name="ICDIPTR[25]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001868" rw_flags="RW" width="4" name="ICDIPTR[26]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800186c" rw_flags="RW" width="4" name="ICDIPTR[27]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001870" rw_flags="RW" width="4" name="ICDIPTR[28]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001874" rw_flags="RW" width="4" name="ICDIPTR[29]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001878" rw_flags="RW" width="4" name="ICDIPTR[30]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800187c" rw_flags="RW" width="4" name="ICDIPTR[31]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001880" rw_flags="RW" width="4" name="ICDIPTR[32]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001884" rw_flags="RW" width="4" name="ICDIPTR[33]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001888" rw_flags="RW" width="4" name="ICDIPTR[34]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800188c" rw_flags="RW" width="4" name="ICDIPTR[35]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001890" rw_flags="RW" width="4" name="ICDIPTR[36]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001894" rw_flags="RW" width="4" name="ICDIPTR[37]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001898" rw_flags="RW" width="4" name="ICDIPTR[38]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800189c" rw_flags="RW" width="4" name="ICDIPTR[39]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018a0" rw_flags="RW" width="4" name="ICDIPTR[40]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018a4" rw_flags="RW" width="4" name="ICDIPTR[41]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018a8" rw_flags="RW" width="4" name="ICDIPTR[42]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018ac" rw_flags="RW" width="4" name="ICDIPTR[43]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018b0" rw_flags="RW" width="4" name="ICDIPTR[44]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018b4" rw_flags="RW" width="4" name="ICDIPTR[45]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018b8" rw_flags="RW" width="4" name="ICDIPTR[46]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018bc" rw_flags="RW" width="4" name="ICDIPTR[47]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018c0" rw_flags="RW" width="4" name="ICDIPTR[48]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018c4" rw_flags="RW" width="4" name="ICDIPTR[49]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018c8" rw_flags="RW" width="4" name="ICDIPTR[50]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018cc" rw_flags="RW" width="4" name="ICDIPTR[51]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018d0" rw_flags="RW" width="4" name="ICDIPTR[52]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018d4" rw_flags="RW" width="4" name="ICDIPTR[53]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018d8" rw_flags="RW" width="4" name="ICDIPTR[54]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018dc" rw_flags="RW" width="4" name="ICDIPTR[55]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018e0" rw_flags="RW" width="4" name="ICDIPTR[56]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018e4" rw_flags="RW" width="4" name="ICDIPTR[57]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018e8" rw_flags="RW" width="4" name="ICDIPTR[58]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018ec" rw_flags="RW" width="4" name="ICDIPTR[59]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018f0" rw_flags="RW" width="4" name="ICDIPTR[60]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018f4" rw_flags="RW" width="4" name="ICDIPTR[61]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018f8" rw_flags="RW" width="4" name="ICDIPTR[62]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80018fc" rw_flags="RW" width="4" name="ICDIPTR[63]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001900" rw_flags="RW" width="4" name="ICDIPTR[64]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001904" rw_flags="RW" width="4" name="ICDIPTR[65]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001908" rw_flags="RW" width="4" name="ICDIPTR[66]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800190c" rw_flags="RW" width="4" name="ICDIPTR[67]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001910" rw_flags="RW" width="4" name="ICDIPTR[68]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001914" rw_flags="RW" width="4" name="ICDIPTR[69]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001918" rw_flags="RW" width="4" name="ICDIPTR[70]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800191c" rw_flags="RW" width="4" name="ICDIPTR[71]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001920" rw_flags="RW" width="4" name="ICDIPTR[72]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001924" rw_flags="RW" width="4" name="ICDIPTR[73]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001928" rw_flags="RW" width="4" name="ICDIPTR[74]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800192c" rw_flags="RW" width="4" name="ICDIPTR[75]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001930" rw_flags="RW" width="4" name="ICDIPTR[76]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001934" rw_flags="RW" width="4" name="ICDIPTR[77]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001938" rw_flags="RW" width="4" name="ICDIPTR[78]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800193c" rw_flags="RW" width="4" name="ICDIPTR[79]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001940" rw_flags="RW" width="4" name="ICDIPTR[80]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001944" rw_flags="RW" width="4" name="ICDIPTR[81]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001948" rw_flags="RW" width="4" name="ICDIPTR[82]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800194c" rw_flags="RW" width="4" name="ICDIPTR[83]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001950" rw_flags="RW" width="4" name="ICDIPTR[84]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001954" rw_flags="RW" width="4" name="ICDIPTR[85]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001958" rw_flags="RW" width="4" name="ICDIPTR[86]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800195c" rw_flags="RW" width="4" name="ICDIPTR[87]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001960" rw_flags="RW" width="4" name="ICDIPTR[88]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001964" rw_flags="RW" width="4" name="ICDIPTR[89]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001968" rw_flags="RW" width="4" name="ICDIPTR[90]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800196c" rw_flags="RW" width="4" name="ICDIPTR[91]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001970" rw_flags="RW" width="4" name="ICDIPTR[92]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001974" rw_flags="RW" width="4" name="ICDIPTR[93]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001978" rw_flags="RW" width="4" name="ICDIPTR[94]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800197c" rw_flags="RW" width="4" name="ICDIPTR[95]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001980" rw_flags="RW" width="4" name="ICDIPTR[96]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001984" rw_flags="RW" width="4" name="ICDIPTR[97]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001988" rw_flags="RW" width="4" name="ICDIPTR[98]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800198c" rw_flags="RW" width="4" name="ICDIPTR[99]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001990" rw_flags="RW" width="4" name="ICDIPTR[100]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001994" rw_flags="RW" width="4" name="ICDIPTR[101]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001998" rw_flags="RW" width="4" name="ICDIPTR[102]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e800199c" rw_flags="RW" width="4" name="ICDIPTR[103]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019a0" rw_flags="RW" width="4" name="ICDIPTR[104]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019a4" rw_flags="RW" width="4" name="ICDIPTR[105]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019a8" rw_flags="RW" width="4" name="ICDIPTR[106]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019ac" rw_flags="RW" width="4" name="ICDIPTR[107]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019b0" rw_flags="RW" width="4" name="ICDIPTR[108]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019b4" rw_flags="RW" width="4" name="ICDIPTR[109]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019b8" rw_flags="RW" width="4" name="ICDIPTR[110]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019bc" rw_flags="RW" width="4" name="ICDIPTR[111]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019c0" rw_flags="RW" width="4" name="ICDIPTR[112]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019c4" rw_flags="RW" width="4" name="ICDIPTR[113]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019c8" rw_flags="RW" width="4" name="ICDIPTR[114]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019cc" rw_flags="RW" width="4" name="ICDIPTR[115]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019d0" rw_flags="RW" width="4" name="ICDIPTR[116]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019d4" rw_flags="RW" width="4" name="ICDIPTR[117]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019d8" rw_flags="RW" width="4" name="ICDIPTR[118]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019dc" rw_flags="RW" width="4" name="ICDIPTR[119]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019e0" rw_flags="RW" width="4" name="ICDIPTR[120]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019e4" rw_flags="RW" width="4" name="ICDIPTR[121]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019e8" rw_flags="RW" width="4" name="ICDIPTR[122]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019ec" rw_flags="RW" width="4" name="ICDIPTR[123]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019f0" rw_flags="RW" width="4" name="ICDIPTR[124]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019f4" rw_flags="RW" width="4" name="ICDIPTR[125]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019f8" rw_flags="RW" width="4" name="ICDIPTR[126]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e80019fc" rw_flags="RW" width="4" name="ICDIPTR[127]" comment="Interrupt Processor Targets Registers. 8 bits per interrupt source. Each bit route the interrupt source to that numbered CPU core."/>
    <register addr="e8001c00" rw_flags="RW" width="4" name="ICDICFR[0]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c04" rw_flags="RW" width="4" name="ICDICFR[1]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c08" rw_flags="RW" width="4" name="ICDICFR[2]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c0c" rw_flags="RW" width="4" name="ICDICFR[3]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c10" rw_flags="RW" width="4" name="ICDICFR[4]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c14" rw_flags="RW" width="4" name="ICDICFR[5]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c18" rw_flags="RW" width="4" name="ICDICFR[6]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c1c" rw_flags="RW" width="4" name="ICDICFR[7]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c20" rw_flags="RW" width="4" name="ICDICFR[8]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c24" rw_flags="RW" width="4" name="ICDICFR[9]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c28" rw_flags="RW" width="4" name="ICDICFR[10]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c2c" rw_flags="RW" width="4" name="ICDICFR[11]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c30" rw_flags="RW" width="4" name="ICDICFR[12]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c34" rw_flags="RW" width="4" name="ICDICFR[13]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c38" rw_flags="RW" width="4" name="ICDICFR[14]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c3c" rw_flags="RW" width="4" name="ICDICFR[15]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c40" rw_flags="RW" width="4" name="ICDICFR[16]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c44" rw_flags="RW" width="4" name="ICDICFR[17]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c48" rw_flags="RW" width="4" name="ICDICFR[18]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c4c" rw_flags="RW" width="4" name="ICDICFR[19]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c50" rw_flags="RW" width="4" name="ICDICFR[20]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c54" rw_flags="RW" width="4" name="ICDICFR[21]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c58" rw_flags="RW" width="4" name="ICDICFR[22]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c5c" rw_flags="RW" width="4" name="ICDICFR[23]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c60" rw_flags="RW" width="4" name="ICDICFR[24]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c64" rw_flags="RW" width="4" name="ICDICFR[25]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c68" rw_flags="RW" width="4" name="ICDICFR[26]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c6c" rw_flags="RW" width="4" name="ICDICFR[27]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c70" rw_flags="RW" width="4" name="ICDICFR[28]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c74" rw_flags="RW" width="4" name="ICDICFR[29]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c78" rw_flags="RW" width="4" name="ICDICFR[30]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001c7c" rw_flags="RW" width="4" name="ICDICFR[31]" comment="Interrupt Configuration Registers. Two bits per interrupt source. Bit [1]: 0 Corresponding interrupt is level-sensitive. 1 Corresponding interrupt is edge-triggered."/>
    <register addr="e8001f00" rw_flags="W" width="4" name="ICDSGIR" comment="Software Generated Interrupt Register"/>
  </block>
</subsystem>
