INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vs/funtion/verilog/ELD_LAB/HW6_AXI_equation/HW6_AXI_equation.srcs/sources_1/new/topper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vs/funtion/verilog/ELD_LAB/HW6_AXI_equation/HW6_AXI_equation.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
