# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831235

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 11392 
				add                 sp, sp, t1
i0000000000:	li                  x27, 10   
i0000000001:	mulhsu              s1, s0, t4
i0000000002:	sd                  s1, 168(sp)         
i0000000003:	srli                a2, a2, 15
i0000000004:	lw                  a3, -404(sp)        
i0000000005:	sd                  a2, 72(sp)          
i0000000006:	srli                a3, a3, 9 
i0000000007:	add                 t4, t4, s3
i0000000008:	srai                a3, a3, 3 
i0000000009:	sd                  s1, 72(sp)          
i000000000a:	lui                 zero, 512230
i000000000b:	fence                         
i000000000c:	or                  t4, t4, t4
i000000000d:	lw                  s0, 24(sp)          
i000000000e:	andi                a1, a1, -5
i000000000f:	fence.i                       
i0000000010:	mulw                s1, s6, s6
i0000000011:	mulhsu              tp, a3, t4
i0000000012:	rem                 s6, t4, a3
i0000000013:	lbu                 s6, 1043(sp)        
i0000000014:	mul                 s1, t4, a3
i0000000015:	fence                         
i0000000016:	sd                  s1, 56(sp)          
i0000000017:	addi                sp, sp, 160
i0000000018:	sd                  s1, 256(sp)         
i0000000019:	lhu                 a3, 1202(sp)        
i000000001a:	fence.i                       
i000000001b:	or                  t3, a7, tp
i000000001c:	addiw               s1, s1, -23
				la                  sp, begin_signature
				li                  t1, 11800 
				add                 sp, sp, t1
i000000001d:	sd                  a4, 0(sp)           
i000000001e:	addi                gp, zero, -6
i000000001f:	addi                s1, s1, -8
i0000000020:	add                 s1, s1, s6
i0000000021:	add                 t4, zero, s3
i0000000022:	sw                  t2, 116(sp)         
i0000000023:	subw                a3, a3, a0
				la                  sp, begin_signature
				li                  t1, 5328  
				add                 sp, sp, t1
i0000000024:	sd                  s1, -784(sp)        
i0000000025:	addi                t0, zero, -16
i0000000026:	sd                  s1, 504(sp)         
i0000000027:	mulhu               s1, s7, s0
i0000000028:	ld                  a3, 128(sp)         
				li                  x22, 10   
				la                  sp, begin_signature
				li                  t1, 2496  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 5872  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 9312  
				add                 sp, sp, t1
				sraiw               gp, t2, 3 
				subw                a5, a5, a5
				ld                  a5, 96(sp)          
				sw                  a5, 1832(sp)        
				sd                  zero, 136(sp)       
				mul                 gp, a6, a6
				lw                  a5, 12(sp)          
	
b0000000029:
				beq                 x27, x22, 1f        
				jal                 x1, i000000001e     
				1: li x27, 10                           
	
				fence                         
				sw                  a5, 4(sp)           
				sraw                s5, s5, a4
				sllw                t4, s4, a4
				lwu                 s1, -1364(sp)       
				divw                s1, s9, s7
				fence                         
i0000000029:	ld                  t4, 192(sp)         
i000000002a:	addiw               s1, a0, 164
i000000002b:	fsrmi               x0, 2     
i000000002c:	ld                  s1, 224(sp)         
i000000002d:	mulw                a4, s1, s1
i000000002e:	sw                  a3, 108(sp)         
i000000002f:	lb                  t2, -35(sp)         
i0000000030:	sw                  s0, 48(sp)          
i0000000031:	subw                s1, a4, t1
i0000000032:	addi                a1, sp, 116
i0000000033:	srli                a0, a0, 13
i0000000034:	lb                  s1, 163(sp)         
i0000000035:	addi                s1, sp, 8 
i0000000036:	sub                 s1, s1, a5
i0000000037:	divuw               s1, a0, t1
i0000000038:	lw                  t6, 112(sp)         
i0000000039:	ld                  t4, 1248(sp)        
i000000003a:	lwu                 s1, -1784(sp)       
i000000003b:	addw                t3, s1, t4
i000000003c:	remw                t4, gp, t0
i000000003d:	sd                  s1, 72(sp)          
i000000003e:	addiw               s1, s1, -31
i000000003f:	srli                s1, s1, 11
i0000000040:	sllw                t4, s1, s1
i0000000041:	srli                a1, a1, 5 
i0000000042:	sraw                t2, s7, t5
i0000000043:	addi                a3, zero, -7
i0000000044:	andi                tp, s3, 1482
i0000000045:	ld                  a4, 64(sp)          
i0000000046:	sw                  a3, 32(sp)          
i0000000047:	fence                         
i0000000048:	slli                a1, a1, 30
i0000000049:	sw                  s0, 52(sp)          
				la                  sp, begin_signature
				li                  t1, 6016  
				add                 sp, sp, t1
i000000004a:	lh                  a7, 214(sp)         
				la                  sp, begin_signature
				li                  t1, 8408  
				add                 sp, sp, t1
i000000004b:	lb                  s6, -1617(sp)       
i000000004c:	lui                 t4, 16    
i000000004d:	srli                a1, a1, 12
i000000004e:	sd                  s9, -1480(sp)       
				la                  sp, begin_signature
				li                  t1, 5240  
				add                 sp, sp, t1
i000000004f:	ld                  t4, -576(sp)        
i0000000050:	ld                  a0, 72(sp)          
i0000000051:	remu                s1, a3, a3
				la                  sp, begin_signature
				li                  t1, 8112  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 5808  
				add                 sp, sp, t1
				srli                a5, a5, 6 
				srai                s0, s0, 3 
				fence.i                       
				lwu                 tp, 552(sp)         
				addw                t4, t4, tp
				mulw                tp, t2, s3
				or                  tp, s1, tp
	
b0000000052:
				jal                 x10, i0000000069    
	
				addi                s0, sp, 140
				fence.i                       
				addi                sp, sp, -352
				sd                  s1, 240(sp)         
				sd                  a5, 256(sp)         
				addi                a5, sp, 172
				srli                s1, s1, 4 
i0000000052:	fence.i                       
i0000000053:	srli                a3, a3, 24
i0000000054:	fsrmi               x0, 6     
				la                  sp, begin_signature
				li                  t1, 4224  
				add                 sp, sp, t1
i0000000055:	sd                  a3, 96(sp)          
i0000000056:	subw                s1, s1, a3
i0000000057:	fence.i                       
i0000000058:	fence                         
i0000000059:	srai                s0, s0, 4 
i000000005a:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 13136 
				add                 sp, sp, t1
i000000005b:	ld                  t4, 128(sp)         
i000000005c:	srai                a3, a3, 7 
i000000005d:	sub                 a5, a5, s1
i000000005e:	sraw                s10, t2, t5
i000000005f:	slliw               t4, s7, 10
i0000000060:	xor                 a3, a3, a4
i0000000061:	lwu                 a3, 1180(sp)        
i0000000062:	srai                a3, a3, 11
i0000000063:	sw                  a0, 4(sp)           
i0000000064:	addw                t4, a4, s10
i0000000065:	srai                a3, a3, 25
i0000000066:	fence                         
i0000000067:	addw                a3, a3, s1
i0000000068:	slli                s3, a1, 54
i0000000069:	remu                a1, a3, s1
i000000006a:	addw                s0, s0, s0
				la                  sp, begin_signature
				li                  t1, 12768 
				add                 sp, sp, t1
i000000006b:	sw                  a2, 64(sp)          
i000000006c:	sw                  a3, 84(sp)          
i000000006d:	srlw                s1, t0, gp
i000000006e:	addw                s1, s1, s1
				la                  sp, begin_signature
				li                  t1, 6784  
				add                 sp, sp, t1
i000000006f:	ld                  a3, 912(sp)         
i0000000070:	or                  a3, t2, s7
i0000000071:	fence                         
i0000000072:	divu                s1, s4, t6
i0000000073:	lh                  t1, 956(sp)         
i0000000074:	fence                         
i0000000075:	ld                  t4, 1768(sp)        
i0000000076:	andi                a4, a4, 12
i0000000077:	divuw               a3, s1, t4
i0000000078:	addi                a3, sp, 500
i0000000079:	sd                  t4, 672(sp)         
i000000007a:	sw                  s1, 16(sp)          
				li                  x16, 12   
				addi                x27, x27, 1
				la                  sp, begin_signature
				li                  t1, 2168  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 6888  
				add                 sp, sp, t1
				sw                  t6, -356(sp)        
				fence                         
				ld                  s1, -264(sp)        
				fence                         
				sw                  s6, 1732(sp)        
				mulh                s10, a4, a4
				addi                sp, sp, -384
	
b000000007b:
				beq                 x27, x16, 1f        
				jal                 x1, i000000005d     
				1: li x27, 10                           
	
				sra                 a4, s1, s1
				and                 s6, s5, s9
				srli                s0, s0, 11
				sd                  s6, 40(sp)          
				remuw               s7, s6, t4
				lw                  a4, 64(sp)          
				andi                s0, t6, 1286
i000000007b:	sh                  t4, -354(sp)        
i000000007c:	sllw                s9, a3, a3
i000000007d:	subw                a3, a5, a1
i000000007e:	fence                         
i000000007f:	sllw                t4, t4, t4
				la                  sp, begin_signature
				li                  t1, 5208  
				add                 sp, sp, t1
i0000000080:	lbu                 a1, 699(sp)         
i0000000081:	lwu                 t0, 1704(sp)        
i0000000082:	sub                 s0, s0, a3
i0000000083:	divuw               s1, a3, t4
i0000000084:	lw                  s1, 40(sp)          
i0000000085:	xori                s1, a3, -1569
i0000000086:	lwu                 a1, 596(sp)         
i0000000087:	addi                sp, sp, 112
i0000000088:	mulhsu              s5, a3, a3
i0000000089:	rem                 a3, s7, zero
i000000008a:	or                  a1, a1, s0
i000000008b:	mulh                t5, t2, a5
i000000008c:	mulw                s10, a3, s1
i000000008d:	lhu                 s4, -778(sp)        
i000000008e:	lb                  s1, 531(sp)         
i000000008f:	remuw               s8, a3, t4
i0000000090:	fence.i                       
i0000000091:	addi                sp, sp, 224
