`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:39:13 CST (May 26 2023 04:39:13 UTC)

module SobelFilter_Mul2i3s6_1(in1, out1);
  input [5:0] in1;
  output [5:0] out1;
  wire [5:0] in1;
  wire [5:0] out1;
  wire const_mul_20_8_n_0, const_mul_20_8_n_1, const_mul_20_8_n_3,
       const_mul_20_8_n_4, const_mul_20_8_n_5, const_mul_20_8_n_6,
       const_mul_20_8_n_7, const_mul_20_8_n_8;
  wire const_mul_20_8_n_9, const_mul_20_8_n_10, const_mul_20_8_n_11,
       const_mul_20_8_n_13, const_mul_20_8_n_14, const_mul_20_8_n_15,
       const_mul_20_8_n_18, const_mul_20_8_n_19;
  wire const_mul_20_8_n_20, const_mul_20_8_n_22, n_30, n_31, n_32,
       n_33, n_34, n_40;
  assign out1[0] = in1[0];
  MXI2X1 const_mul_20_8_g158(.A (const_mul_20_8_n_10), .B
       (const_mul_20_8_n_11), .S0 (const_mul_20_8_n_22), .Y (out1[5]));
  OAI21X1 const_mul_20_8_g159(.A0 (const_mul_20_8_n_9), .A1
       (const_mul_20_8_n_20), .B0 (const_mul_20_8_n_8), .Y
       (const_mul_20_8_n_22));
  MXI2XL const_mul_20_8_g160(.A (const_mul_20_8_n_13), .B
       (const_mul_20_8_n_14), .S0 (const_mul_20_8_n_20), .Y (out1[4]));
  NOR2X1 const_mul_20_8_g162(.A (const_mul_20_8_n_18), .B
       (const_mul_20_8_n_15), .Y (const_mul_20_8_n_20));
  OAI21X1 const_mul_20_8_g163(.A0 (n_33), .A1 (const_mul_20_8_n_4), .B0
       (const_mul_20_8_n_7), .Y (const_mul_20_8_n_19));
  NOR3X1 const_mul_20_8_g164(.A (const_mul_20_8_n_5), .B
       (const_mul_20_8_n_4), .C (const_mul_20_8_n_6), .Y
       (const_mul_20_8_n_18));
  MXI2XL const_mul_20_8_g165(.A (n_32), .B (n_31), .S0
       (const_mul_20_8_n_1), .Y (out1[2]));
  OAI21X2 const_mul_20_8_g167(.A0 (const_mul_20_8_n_7), .A1
       (const_mul_20_8_n_5), .B0 (const_mul_20_8_n_3), .Y
       (const_mul_20_8_n_15));
  INVX1 const_mul_20_8_g171(.A (const_mul_20_8_n_13), .Y
       (const_mul_20_8_n_14));
  NOR2BX1 const_mul_20_8_g172(.AN (const_mul_20_8_n_8), .B
       (const_mul_20_8_n_9), .Y (const_mul_20_8_n_13));
  AOI2BB1X1 const_mul_20_8_g173(.A0N (in1[1]), .A1N (in1[0]), .B0
       (n_30), .Y (out1[1]));
  INVX1 const_mul_20_8_g174(.A (const_mul_20_8_n_10), .Y
       (const_mul_20_8_n_11));
  XNOR2X1 const_mul_20_8_g175(.A (in1[5]), .B (in1[4]), .Y
       (const_mul_20_8_n_10));
  NOR2X1 const_mul_20_8_g176(.A (in1[4]), .B (in1[3]), .Y
       (const_mul_20_8_n_9));
  NAND2X1 const_mul_20_8_g177(.A (in1[4]), .B (in1[3]), .Y
       (const_mul_20_8_n_8));
  NAND2X4 const_mul_20_8_g178(.A (in1[2]), .B (in1[1]), .Y
       (const_mul_20_8_n_7));
  NAND2X8 const_mul_20_8_g180(.A (in1[1]), .B (in1[0]), .Y
       (const_mul_20_8_n_6));
  NOR2X8 const_mul_20_8_g181(.A (in1[3]), .B (in1[2]), .Y
       (const_mul_20_8_n_5));
  NOR2X2 const_mul_20_8_g183(.A (in1[2]), .B (in1[1]), .Y
       (const_mul_20_8_n_4));
  NAND2X2 const_mul_20_8_g185(.A (in1[3]), .B (in1[2]), .Y
       (const_mul_20_8_n_3));
  XOR2XL const_mul_20_8_g2(.A (const_mul_20_8_n_0), .B
       (const_mul_20_8_n_19), .Y (out1[3]));
  NAND2BX1 const_mul_20_8_g186(.AN (const_mul_20_8_n_4), .B
       (const_mul_20_8_n_7), .Y (const_mul_20_8_n_1));
  NOR2BX1 const_mul_20_8_g187(.AN (const_mul_20_8_n_3), .B (n_40), .Y
       (const_mul_20_8_n_0));
  INVXL fopt(.A (n_31), .Y (n_30));
  INVXL fopt188(.A (n_32), .Y (n_31));
  BUFX2 fopt189(.A (n_34), .Y (n_32));
  INVXL fopt190(.A (n_34), .Y (n_33));
  INVXL fopt191(.A (const_mul_20_8_n_6), .Y (n_34));
  BUFX2 fopt195(.A (const_mul_20_8_n_5), .Y (n_40));
endmodule


