# Module sqrt8_PO_output
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 58 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  state<2>, sqrtr<4>
#  Outputs: squareRoot<4>
#
# NETLIST ANALYSIS:
#
#  Number of components: ........................ 11
#  Number of primitives: ......................... 8
#  Maximum primitive input bit width: ............ 4
#  Average primitive input bit width: .......... 2.5
#
#  Number of inputs: ............................. 2
#  Number of outputs: ............................ 1
#  Number of input bits: ......................... 6
#  Number of output bits: ........................ 4
#
#  Number of nets: .............................. 14
#  Maximum number of fanout per net: ............. 4
#  Average number of fanout per net: ........... 1.7
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output selector ........................ 4
#  Register ...................................... 4
#
#  Number of register bits: ...................... 4
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 4
#  Average selector total input bit width: ..... 4.0
#  Maximum selector input bit width: ............. 2
#  Average selector input bit width: ........... 2.0
#  Maximum selector selector bit width: .......... 2
#  Average selector selector bit width: ........ 2.0

.model sqrt8_PO_output
.inputs _clk_
.inputs state[1] state[0]
.inputs sqrtr[3] sqrtr[2] sqrtr[1] sqrtr[0]
.outputs squareRoot[3] squareRoot[2] squareRoot[1] squareRoot[0]
.latch n0 squareRoot[0] re _clk_ 0
.latch n1 squareRoot[1] re _clk_ 0
.latch n2 squareRoot[2] re _clk_ 0
.latch n3 squareRoot[3] re _clk_ 0
.names state[0] state[1] squareRoot[0] sqrtr[0] n0
-01- 1
0-1- 1
11-1 1
.names state[0] state[1] squareRoot[1] sqrtr[1] n1
-01- 1
0-1- 1
11-1 1
.names state[0] state[1] squareRoot[2] sqrtr[2] n2
-01- 1
0-1- 1
11-1 1
.names state[0] state[1] squareRoot[3] sqrtr[3] n3
-01- 1
0-1- 1
11-1 1
.end

