// Seed: 403867870
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @("" or negedge "") if (1) id_2 <= 1;
endmodule
