v 20130925 2
N 55600 55200 55300 55200 4
N 55600 54800 55300 54800 4
N 55600 54400 55300 54400 4
N 55600 54000 55300 54000 4
N 55600 53600 55300 53600 4
N 55600 53200 55300 53200 4
N 55600 52400 55300 52400 4
N 55600 52000 55300 52000 4
N 55600 51200 55300 51200 4
N 55600 50800 55300 50800 4
N 55600 50400 55300 50400 4
N 55600 50000 55300 50000 4
N 55600 49200 55300 49200 4
N 55600 48800 55300 48800 4
N 55600 48400 55300 48400 4
N 46400 55200 46700 55200 4
N 46400 54800 46700 54800 4
N 46400 54000 46700 54000 4
N 46400 53600 46700 53600 4
N 46400 52800 46700 52800 4
N 46400 52400 46700 52400 4
N 46400 51600 46700 51600 4
N 46400 51200 46700 51200 4
N 46400 50800 46700 50800 4
N 46400 50400 46700 50400 4
N 46400 49600 46700 49600 4
N 46400 49200 46700 49200 4
N 46400 48800 46700 48800 4
N 46400 48000 46700 48000 4
N 46400 47600 46700 47600 4
N 46400 47200 46700 47200 4
N 46400 46800 46700 46800 4
N 46400 46400 46700 46400 4
N 46400 46000 46700 46000 4
N 46400 45200 46700 45200 4
N 46400 44800 46700 44800 4
N 46400 44400 46700 44400 4
N 46400 44000 46700 44000 4
N 46400 43200 46700 43200 4
N 55600 48000 55300 48000 4
N 55600 47600 55300 47600 4
N 55600 47200 55300 47200 4
N 55600 46800 55300 46800 4
N 55600 46400 55300 46400 4
N 55600 45600 55300 45600 4
N 55600 45200 55300 45200 4
N 55600 44800 55300 44800 4
N 55600 44000 55300 44000 4
N 55600 43600 55300 43600 4
N 55600 43200 55300 43200 4
N 55600 42800 55300 42800 4
N 55600 42400 55300 42400 4
N 55600 42000 55300 42000 4
N 55600 41600 55300 41600 4
N 55600 41200 55300 41200 4
N 55600 40400 55300 40400 4
N 55600 40000 55300 40000 4
N 55600 39200 55300 39200 4
N 55600 38800 55300 38800 4
N 55600 38400 55300 38400 4
N 55600 37600 55300 37600 4
N 55600 37200 55300 37200 4
N 55600 36800 55300 36800 4
N 55600 36400 55300 36400 4
N 48200 26500 48200 26200 4
N 48200 26200 53800 26200 4
N 53800 26200 53800 26500 4
N 48600 26500 48600 26200 4
N 49000 26500 49000 26200 4
N 49400 26500 49400 26200 4
N 49800 26500 49800 26200 4
N 50200 26500 50200 26200 4
N 50600 26500 50600 26200 4
N 51000 26500 51000 26200 4
N 51400 26500 51400 26200 4
N 51800 26500 51800 26200 4
N 52200 26500 52200 26200 4
N 52600 26500 52600 26200 4
N 53000 26500 53000 26200 4
N 53400 26500 53400 26200 4
C 50900 25900 1 0 0 gnd-1.sym
N 46700 34000 46400 34000 4
N 46400 34000 46400 27200 4
N 46400 27200 46700 27200 4
N 46700 27600 46400 27600 4
N 46700 28000 46400 28000 4
N 46700 28400 46400 28400 4
N 46700 28800 46400 28800 4
N 46700 29200 46400 29200 4
N 46700 29600 46400 29600 4
N 46700 30000 46400 30000 4
N 46700 30400 46400 30400 4
N 46700 30800 46400 30800 4
N 46700 31200 46400 31200 4
N 46700 31600 46400 31600 4
N 46700 32000 46400 32000 4
N 46700 32400 46400 32400 4
N 46700 32800 46400 32800 4
N 46700 33200 46400 33200 4
N 46700 33600 46400 33600 4
N 55300 35600 55600 35600 4
N 55600 35600 55600 31200 4
N 55600 31200 55300 31200 4
N 55300 31600 55600 31600 4
N 55300 32000 55600 32000 4
N 55300 32400 55600 32400 4
N 55300 32800 55600 32800 4
N 55300 33200 55600 33200 4
N 55300 33600 55600 33600 4
N 55300 34000 55600 34000 4
N 55300 34400 55600 34400 4
N 55300 34800 55600 34800 4
N 55300 35200 55600 35200 4
N 55300 30400 55600 30400 4
N 55600 30400 55600 29200 4
N 55600 29200 55300 29200 4
N 55300 30000 55600 30000 4
N 55300 29600 55600 29600 4
N 55300 28400 55600 28400 4
N 55600 28400 55600 27200 4
N 55600 27200 55300 27200 4
N 55300 28000 55600 28000 4
N 55300 27600 55600 27600 4
C 55500 26900 1 0 0 gnd-1.sym
C 46300 34000 1 0 0 vcc.sym
{
T 46300 35700 5 8 0 0 0 0 1
footprint=none
T 46300 35500 5 8 0 0 0 0 1
symversion=1.0
T 46300 34000 5 10 0 1 0 0 1
net=1V2:1
T 46000 34000 5 10 1 1 0 0 1
value=1V2
}
C 55500 30400 1 0 0 vcc.sym
{
T 55500 32100 5 8 0 0 0 0 1
footprint=none
T 55500 31900 5 8 0 0 0 0 1
symversion=1.0
T 55500 30400 5 10 0 1 0 0 1
net=2V5:1
T 55700 30400 5 10 1 1 0 0 1
value=2V5
}
C 55500 35600 1 0 0 vcc.sym
{
T 55500 37300 5 8 0 0 0 0 1
footprint=none
T 55500 37100 5 8 0 0 0 0 1
symversion=1.0
T 55500 35600 5 10 0 1 0 0 1
net=3V3:1
T 55700 35600 5 10 1 1 0 0 1
value=3V3
}
N 46400 38400 46700 38400 4
N 46400 37600 46700 37600 4
N 46400 37200 46700 37200 4
N 46400 36400 46700 36400 4
N 46400 35600 46700 35600 4
N 46400 35200 46700 35200 4
N 46400 34800 46700 34800 4
C 45600 34900 1 180 1 input-1.sym
{
T 45600 34600 5 10 0 0 180 6 1
device=INPUT
T 45600 34900 5 10 0 0 180 6 1
net=RESET:1
T 45500 34700 5 10 1 1 0 6 1
value=RESET
}
C 36500 53900 1 0 0 EPCS1.sym
{
T 38300 56100 5 10 1 1 0 6 1
refdes=U1
T 36900 56300 5 10 0 0 0 0 1
device=EPCS1SI8N
T 36900 56500 5 10 0 0 0 0 1
footprint=SO8
}
C 38800 55600 1 0 0 vcc.sym
{
T 38800 57300 5 8 0 0 0 0 1
footprint=none
T 38800 57100 5 8 0 0 0 0 1
symversion=1.0
T 38800 55600 5 10 0 1 0 0 1
net=3V3:1
T 39000 55600 5 10 1 1 0 0 1
value=3V3
}
N 38900 55600 38600 55600 4
N 38600 55200 38900 55200 4
N 38900 55200 38900 55600 4
C 36400 54800 1 0 1 vcc.sym
{
T 36400 56500 5 8 0 0 0 6 1
footprint=none
T 36400 56300 5 8 0 0 0 6 1
symversion=1.0
T 36400 54800 5 10 0 1 0 6 1
net=3V3:1
T 36200 54800 5 10 1 1 0 6 1
value=3V3
}
N 36300 54800 36600 54800 4
C 36000 54500 1 270 0 gnd-1.sym
N 36300 54400 36600 54400 4
C 35500 55700 1 180 1 input-1.sym
{
T 35500 55400 5 10 0 0 180 6 1
device=INPUT
T 35500 55700 5 10 0 0 180 6 1
net=nCS0:1
T 35400 55500 5 10 1 1 0 6 1
value=nCS0
}
N 36300 55600 36600 55600 4
C 39700 54900 1 180 0 input-1.sym
{
T 39700 54600 5 10 0 0 180 0 1
device=INPUT
T 39700 54900 5 10 0 0 180 0 1
net=DCLK:1
T 39800 54700 5 10 1 1 0 0 1
value=DCLK
}
N 38900 54800 38600 54800 4
C 39700 54500 1 180 0 input-1.sym
{
T 39700 54200 5 10 0 0 180 0 1
device=INPUT
T 39700 54500 5 10 0 0 180 0 1
net=ASDO:1
T 39800 54300 5 10 1 1 0 0 1
value=ASDO
}
N 38900 54400 38600 54400 4
C 36300 55100 1 0 1 output-1.sym
{
T 36200 55400 5 10 0 0 0 6 1
device=OUTPUT
T 36300 55100 5 10 0 0 0 6 1
net=DATA0:1
T 35400 55100 5 10 1 1 0 6 1
value=DATA0
}
N 36300 55200 36600 55200 4
C 36500 49500 1 0 0 EPCS128.sym
{
T 38300 53300 5 10 1 1 0 6 1
refdes=U2
T 36900 53500 5 10 0 0 0 0 1
device=EPCS128SI16N
T 36900 53700 5 10 0 0 0 0 1
footprint=SO16W
}
C 36400 52800 1 0 1 vcc.sym
{
T 36400 54500 5 8 0 0 0 6 1
footprint=none
T 36400 54300 5 8 0 0 0 6 1
symversion=1.0
T 36400 52800 5 10 0 1 0 6 1
net=3V3:1
T 36200 52800 5 10 1 1 0 6 1
value=3V3
}
N 36300 52800 36600 52800 4
N 36600 52400 36300 52400 4
N 36300 52400 36300 52800 4
C 39700 52900 1 180 0 input-1.sym
{
T 39700 52600 5 10 0 0 180 0 1
device=INPUT
T 39700 52900 5 10 0 0 180 0 1
net=ASDO:1
T 39800 52700 5 10 1 1 0 0 1
value=ASDO
}
N 38900 52800 38600 52800 4
C 39700 52500 1 180 0 input-1.sym
{
T 39700 52200 5 10 0 0 180 0 1
device=INPUT
T 39700 52500 5 10 0 0 180 0 1
net=DCLK:1
T 39800 52300 5 10 1 1 0 0 1
value=DCLK
}
N 38900 52400 38600 52400 4
C 39200 50300 1 90 0 gnd-1.sym
N 38900 50400 38600 50400 4
C 38800 50000 1 0 0 vcc.sym
{
T 38800 51700 5 8 0 0 0 0 1
footprint=none
T 38800 51500 5 8 0 0 0 0 1
symversion=1.0
T 38800 50000 5 10 0 1 0 0 1
net=3V3:1
T 39000 50000 5 10 1 1 0 0 1
value=3V3
}
N 38900 50000 38600 50000 4
C 35500 50500 1 180 1 input-1.sym
{
T 35500 50200 5 10 0 0 180 6 1
device=INPUT
T 35500 50500 5 10 0 0 180 6 1
net=nCS0:1
T 35400 50300 5 10 1 1 0 6 1
value=nCS0
}
N 36300 50400 36600 50400 4
C 36300 49900 1 0 1 output-1.sym
{
T 36200 50200 5 10 0 0 0 6 1
device=OUTPUT
T 36300 49900 5 10 0 0 0 6 1
net=DATA0:1
T 35400 49900 5 10 1 1 0 6 1
value=DATA0
}
N 36300 50000 36600 50000 4
C 36900 46900 1 0 0 header10-2.sym
{
T 36900 48900 5 10 0 1 0 0 1
device=HEADER10
T 37500 49000 5 10 1 1 0 0 1
refdes=J2
T 36900 46900 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 36600 47000 1 0 1 io-1.sym
{
T 35700 47200 5 10 0 0 0 6 1
net=TDI:1
T 36400 47600 5 10 0 0 0 6 1
device=none
T 35700 47100 5 10 1 1 0 7 1
value=TDI
}
N 36600 47100 36900 47100 4
C 36600 48600 1 0 1 io-1.sym
{
T 35700 48800 5 10 0 0 0 6 1
net=TCK:1
T 36400 49200 5 10 0 0 0 6 1
device=none
T 35700 48700 5 10 1 1 0 7 1
value=TCK
}
C 36600 47800 1 0 1 io-1.sym
{
T 35700 48000 5 10 0 0 0 6 1
net=TMS:1
T 36400 48400 5 10 0 0 0 6 1
device=none
T 35700 47900 5 10 1 1 0 7 1
value=TMS
}
C 36600 48200 1 0 1 io-1.sym
{
T 35700 48400 5 10 0 0 0 6 1
net=TDO:1
T 36400 48800 5 10 0 0 0 6 1
device=none
T 35700 48300 5 10 1 1 0 7 1
value=TDO
}
N 36600 47900 36900 47900 4
N 36600 48300 36900 48300 4
N 36600 48700 36900 48700 4
C 38500 48300 1 0 0 vcc.sym
{
T 38500 50000 5 8 0 0 0 0 1
footprint=none
T 38500 49800 5 8 0 0 0 0 1
symversion=1.0
T 38500 48300 5 10 0 1 0 0 1
net=3V3:1
T 38700 48300 5 10 1 1 0 0 1
value=3V3
}
N 38600 48300 38300 48300 4
C 38900 48600 1 90 0 gnd-1.sym
N 38600 48700 38300 48700 4
C 38900 47000 1 90 0 gnd-1.sym
N 38600 47100 38300 47100 4
C 31000 44900 1 0 1 jumper2.sym
{
T 30000 44700 5 8 0 0 0 6 1
device=PWL2
T 30600 45800 5 10 1 1 0 6 1
refdes=J1
T 30700 44700 5 8 1 1 0 6 1
footprint=PWL2
}
N 31000 45100 32400 45100 4
N 31000 45500 32400 45500 4
C 36400 44300 1 0 0 ADP3338.sym
{
T 38200 46000 5 10 1 1 0 6 1
refdes=U4
T 36800 46200 5 10 0 0 0 0 1
device=ADP3338AKC
T 36800 46400 5 10 0 0 0 0 1
footprint=SOT223
}
C 36300 39300 1 0 0 LD1117.sym
{
T 38100 41000 5 10 1 1 0 6 1
refdes=U6
T 36700 41200 5 10 0 0 0 0 1
device=LD1117
T 36700 41400 5 10 0 0 0 0 1
footprint=SOT223
}
C 37400 44100 1 0 0 gnd-1.sym
C 37300 39100 1 0 0 gnd-1.sym
C 32300 44300 1 0 0 BNX016.sym
{
T 32700 46200 5 10 0 0 0 0 1
device=BNX016
T 32700 46400 5 10 0 0 0 0 1
footprint=BNX016_Murata
T 34100 46000 5 10 1 1 0 6 1
refdes=U3
}
N 34400 44400 34400 45100 4
N 33200 44400 34400 44400 4
C 36400 42000 1 0 0 lp2985.sym
{
T 38100 43700 5 10 1 1 0 6 1
refdes=U5
T 36700 43900 5 10 0 0 0 0 1
device=LP2985
T 36700 44100 5 10 0 0 0 0 1
footprint=SOT23
}
C 36200 40500 1 0 1 vcc.sym
{
T 36200 42200 5 8 0 0 0 6 1
footprint=none
T 36200 42000 5 8 0 0 0 6 1
symversion=1.0
T 36200 40500 5 10 0 1 0 6 1
net=3V3:1
T 36000 40500 5 10 1 1 0 6 1
value=3V3
}
N 36100 40500 36400 40500 4
C 39700 44600 1 90 0 capacitor-1.sym
{
T 39000 44800 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 44800 5 10 0 0 90 0 1
symversion=0.1
T 39700 44600 5 10 0 1 0 0 1
footprint=0603
T 39500 45100 5 10 1 1 0 0 1
refdes=C3
T 39500 44800 5 10 1 1 0 0 1
value=1u
}
C 40300 44600 1 90 0 resistor-2.sym
{
T 39950 45000 5 10 0 0 90 0 1
device=RESISTOR
T 40300 44600 5 10 0 1 0 0 1
footprint=0603
T 40300 45100 5 10 1 1 0 0 1
refdes=R1
T 40300 44800 5 10 1 1 0 0 1
value=3k3
}
C 40100 44600 1 270 0 led-2.sym
{
T 40700 44500 5 10 0 0 270 0 1
device=LED
T 40100 44600 5 10 0 1 0 0 1
footprint=0603
T 40100 44100 5 10 1 1 0 8 1
refdes=D1
}
C 39700 45500 1 0 0 testpt-1.sym
{
T 40100 46400 5 10 0 0 0 0 1
device=TESTPOINT
T 40100 46200 5 10 0 0 0 0 1
footprint=testpt
T 39800 45900 5 10 1 1 0 0 1
refdes=TP2
}
N 38500 45500 40500 45500 4
N 38800 45500 38800 45100 4
N 38800 45100 38500 45100 4
C 36200 44600 1 90 0 capacitor-1.sym
{
T 35500 44800 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 44800 5 10 0 0 90 0 1
symversion=0.1
T 36200 44600 5 10 0 1 0 0 1
footprint=0603
T 36000 45100 5 10 1 1 0 0 1
refdes=C1
T 36000 44800 5 10 1 1 0 0 1
value=1u
}
C 39400 44300 1 0 0 gnd-1.sym
C 40100 43400 1 0 0 gnd-1.sym
C 35900 44300 1 0 0 gnd-1.sym
N 34400 45500 36500 45500 4
C 40400 45500 1 0 0 vcc.sym
{
T 40400 47200 5 8 0 0 0 0 1
footprint=none
T 40400 47000 5 8 0 0 0 0 1
symversion=1.0
T 40400 45500 5 10 0 1 0 0 1
net=3V3:1
T 40600 45500 5 10 1 1 0 0 1
value=3V3
}
C 39700 39600 1 90 0 capacitor-1.sym
{
T 39000 39800 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 39800 5 10 0 0 90 0 1
symversion=0.1
T 39700 39600 5 10 0 1 0 0 1
footprint=0603
T 39500 40100 5 10 1 1 0 0 1
refdes=C6
T 39500 39800 5 10 1 1 0 0 1
value=1u
}
C 39000 40500 1 0 0 testpt-1.sym
{
T 39400 41400 5 10 0 0 0 0 1
device=TESTPOINT
T 39400 41200 5 10 0 0 0 0 1
footprint=testpt
T 39100 40900 5 10 1 1 0 0 1
refdes=TP4
}
C 39400 39300 1 0 0 gnd-1.sym
C 39700 40500 1 0 0 vcc.sym
{
T 39700 42200 5 8 0 0 0 0 1
footprint=none
T 39700 42000 5 8 0 0 0 0 1
symversion=1.0
T 39700 40500 5 10 0 1 0 0 1
net=1V2:1
T 39900 40500 5 10 1 1 0 0 1
value=1V2
}
N 39800 40500 38400 40500 4
C 35300 42300 1 90 0 capacitor-1.sym
{
T 34600 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 34400 42500 5 10 0 0 90 0 1
symversion=0.1
T 35300 42300 5 10 0 1 0 0 1
footprint=0603
T 35100 42800 5 10 1 1 0 0 1
refdes=C2
T 35100 42500 5 10 1 1 0 0 1
value=1u
}
C 35000 42000 1 0 0 gnd-1.sym
C 35800 42900 1 270 0 gnd-1.sym
N 36100 42800 36400 42800 4
N 35100 43200 36400 43200 4
N 35100 43200 35100 45500 4
N 35600 43200 35600 42400 4
N 35600 42400 36400 42400 4
C 38900 41500 1 90 0 capacitor-1.sym
{
T 38200 41700 5 10 0 0 90 0 1
device=CAPACITOR
T 38000 41700 5 10 0 0 90 0 1
symversion=0.1
T 38900 41500 5 10 0 1 0 0 1
footprint=0603
T 38700 42000 5 10 1 1 0 0 1
refdes=C5
T 38700 41700 5 10 1 1 0 0 1
value=0.01u
}
N 38700 42400 38400 42400 4
C 38600 41200 1 0 0 gnd-1.sym
C 39400 42300 1 90 0 capacitor-1.sym
{
T 38700 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 38500 42500 5 10 0 0 90 0 1
symversion=0.1
T 39400 42300 5 10 0 1 0 0 1
footprint=0603
T 39200 42800 5 10 1 1 0 0 1
refdes=C4
T 39200 42500 5 10 1 1 0 0 1
value=2.2u
}
C 39100 42000 1 0 0 gnd-1.sym
N 38400 43200 39500 43200 4
C 39400 43200 1 0 0 vcc.sym
{
T 39400 44900 5 8 0 0 0 0 1
footprint=none
T 39400 44700 5 8 0 0 0 0 1
symversion=1.0
T 39400 43200 5 10 0 1 0 0 1
net=2V5:1
T 39600 43200 5 10 1 1 0 0 1
value=2V5
}
C 62300 38000 1 0 0 header10-2.sym
{
T 62300 40000 5 10 0 1 0 0 1
device=HEADER10
T 62900 40100 5 10 1 1 0 0 1
refdes=J5
T 62300 38000 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 34300 44100 1 0 0 gnd-1.sym
C 62300 42400 1 0 0 header40-2.sym
{
T 62550 50900 5 10 0 1 0 0 1
device=HEADER40
T 62900 50500 5 10 1 1 0 0 1
refdes=J4
T 62300 42400 5 10 0 0 0 0 1
footprint=HEADER40_2
}
C 64300 44500 1 90 0 gnd-1.sym
N 64000 44600 63700 44600 4
C 64300 48100 1 90 0 gnd-1.sym
N 64000 48200 63700 48200 4
C 31700 45500 1 0 0 vcc.sym
{
T 31700 47200 5 8 0 0 0 0 1
footprint=none
T 31700 47000 5 8 0 0 0 0 1
symversion=1.0
T 31700 45500 5 10 0 1 0 0 1
net=5V5:1
T 31900 45500 5 10 1 1 0 0 1
value=5V5
}
C 62000 48300 1 180 0 resistor-2.sym
{
T 61600 47950 5 10 0 0 180 0 1
device=RESISTOR
T 62000 48300 5 10 0 1 90 0 1
footprint=0603
T 61500 48500 5 10 1 1 180 0 1
refdes=R8
T 61900 48500 5 10 1 1 180 0 1
value=DNI
}
C 60900 48200 1 0 1 vcc.sym
{
T 60900 49900 5 8 0 0 0 6 1
footprint=none
T 60900 49700 5 8 0 0 0 6 1
symversion=1.0
T 60900 48200 5 10 0 1 0 6 1
net=5V5:1
T 60700 48200 5 10 1 1 0 6 1
value=5V5
}
N 60800 48200 61100 48200 4
N 62000 48200 62300 48200 4
C 62000 44700 1 180 0 resistor-2.sym
{
T 61600 44350 5 10 0 0 180 0 1
device=RESISTOR
T 62000 44700 5 10 0 1 90 0 1
footprint=0603
T 61500 44900 5 10 1 1 180 0 1
refdes=R9
T 61900 44900 5 10 1 1 180 0 1
value=DNI
}
C 60900 44600 1 0 1 vcc.sym
{
T 60900 46300 5 8 0 0 0 6 1
footprint=none
T 60900 46100 5 8 0 0 0 6 1
symversion=1.0
T 60900 44600 5 10 0 1 0 6 1
net=5V5:1
T 60700 44600 5 10 1 1 0 6 1
value=5V5
}
N 60800 44600 61100 44600 4
N 62000 44600 62300 44600 4
C 62000 50100 1 0 1 io-1.sym
{
T 61100 50300 5 10 0 0 0 6 1
net=IO_76:1
T 61800 50700 5 10 0 0 0 6 1
device=none
T 61100 50200 5 10 1 1 0 7 1
value=IO_76
}
C 64000 50100 1 0 0 io-1.sym
{
T 64900 50300 5 10 0 0 0 0 1
net=IO_77:1
T 64200 50700 5 10 0 0 0 0 1
device=none
T 64900 50200 5 10 1 1 0 1 1
value=IO_77
}
C 62000 49700 1 0 1 io-1.sym
{
T 61100 49900 5 10 0 0 0 6 1
net=IO_80:1
T 61800 50300 5 10 0 0 0 6 1
device=none
T 61100 49800 5 10 1 1 0 7 1
value=IO_80
}
C 64000 49700 1 0 0 io-1.sym
{
T 64900 49900 5 10 0 0 0 0 1
net=IO_83:1
T 64200 50300 5 10 0 0 0 0 1
device=none
T 64900 49800 5 10 1 1 0 1 1
value=IO_83
}
C 62000 49300 1 0 1 io-1.sym
{
T 61100 49500 5 10 0 0 0 6 1
net=IO_85:1
T 61800 49900 5 10 0 0 0 6 1
device=none
T 61100 49400 5 10 1 1 0 7 1
value=IO_85
}
C 64000 49300 1 0 0 io-1.sym
{
T 64900 49500 5 10 0 0 0 0 1
net=IO_86:1
T 64200 49900 5 10 0 0 0 0 1
device=none
T 64900 49400 5 10 1 1 0 1 1
value=IO_86
}
C 62000 48900 1 0 1 io-1.sym
{
T 61100 49100 5 10 0 0 0 6 1
net=IO_87:1
T 61800 49500 5 10 0 0 0 6 1
device=none
T 61100 49000 5 10 1 1 0 7 1
value=IO_87
}
N 62000 50200 62300 50200 4
N 64000 50200 63700 50200 4
N 62000 49800 62300 49800 4
N 64000 49800 63700 49800 4
N 62000 49400 62300 49400 4
N 64000 49400 63700 49400 4
N 62000 49000 62300 49000 4
N 64000 49000 63700 49000 4
N 62000 48600 62300 48600 4
N 64000 48600 63700 48600 4
N 62000 47800 62300 47800 4
N 64000 47800 63700 47800 4
N 62000 47400 62300 47400 4
N 64000 47400 63700 47400 4
N 62000 47000 62300 47000 4
N 64000 47000 63700 47000 4
N 62000 46600 62300 46600 4
N 64000 46600 63700 46600 4
N 62000 46200 62300 46200 4
N 64000 46200 63700 46200 4
N 62000 45800 62300 45800 4
N 64000 45800 63700 45800 4
N 62000 45400 62300 45400 4
N 64000 45400 63700 45400 4
N 62000 45000 62300 45000 4
N 64000 45000 63700 45000 4
N 62000 44200 62300 44200 4
N 64000 44200 63700 44200 4
N 62000 43800 62300 43800 4
N 64000 43800 63700 43800 4
N 62000 43400 62300 43400 4
N 64000 43400 63700 43400 4
N 62000 43000 62300 43000 4
N 64000 43000 63700 43000 4
N 62000 42600 62300 42600 4
N 64000 42600 63700 42600 4
C 64300 39700 1 90 0 gnd-1.sym
N 64000 39800 63700 39800 4
N 62000 39400 62300 39400 4
N 64000 35200 63700 35200 4
C 64300 36700 1 90 0 gnd-1.sym
N 64000 36800 63700 36800 4
N 64000 35600 63700 35600 4
N 64000 36400 63700 36400 4
N 62000 36400 62300 36400 4
N 62000 35600 62300 35600 4
N 62000 35200 62300 35200 4
C 39800 37600 1 180 0 resistor-2.sym
{
T 39400 37250 5 10 0 0 180 0 1
device=RESISTOR
T 39800 37600 5 10 0 1 0 6 1
footprint=0603
T 39400 37200 5 10 1 1 0 0 1
refdes=R4
T 39100 37200 5 10 1 1 0 0 1
value=1k
}
C 38500 36600 1 90 0 capacitor-1.sym
{
T 37800 36800 5 10 0 0 90 0 1
device=CAPACITOR
T 37600 36800 5 10 0 0 90 0 1
symversion=0.1
T 38500 36600 5 10 0 1 0 0 1
footprint=0603
T 38200 37300 5 10 1 1 180 0 1
refdes=C7
T 38200 36900 5 10 1 1 180 0 1
value=0.1u
}
C 35800 37500 1 0 1 vcc.sym
{
T 35800 39200 5 8 0 0 0 6 1
footprint=none
T 35800 39000 5 8 0 0 0 6 1
symversion=1.0
T 35800 37500 5 10 0 0 0 6 1
net=3V3:1
T 35800 37700 5 10 1 1 180 6 1
value=3V3
}
C 37500 37500 1 270 0 button.sym
{
T 37500 37500 5 10 0 1 0 6 1
device=BUTTON
T 37500 37500 5 10 0 1 0 6 1
footprint=IT1158
T 37300 36850 5 10 1 1 0 0 1
refdes=S1
}
C 37200 37600 1 180 0 resistor-2.sym
{
T 36800 37250 5 10 0 0 180 0 1
device=RESISTOR
T 37200 37600 5 10 0 1 0 6 1
footprint=0603
T 37100 37800 5 10 1 1 180 0 1
refdes=R2
T 36700 37800 5 10 1 1 180 0 1
value=10k
}
N 36300 37500 35700 37500 4
N 37200 37500 38900 37500 4
C 40100 37400 1 0 0 output-1.sym
{
T 40200 37700 5 10 0 0 0 0 1
device=OUTPUT
T 40100 37400 5 10 0 0 0 0 1
net=RESET:1
T 41000 37400 5 10 1 1 0 0 1
value=RESET
}
N 40100 37500 39800 37500 4
C 37500 35500 1 270 0 button.sym
{
T 37500 35500 5 10 0 1 0 6 1
device=BUTTON
T 37500 35500 5 10 0 1 0 6 1
footprint=IT1158
T 37300 34850 5 10 1 1 0 0 1
refdes=S2
}
C 38200 36300 1 0 0 gnd-1.sym
C 37400 36000 1 0 0 gnd-1.sym
C 37400 34000 1 0 0 gnd-1.sym
C 40100 35400 1 0 0 output-1.sym
{
T 40200 35700 5 10 0 0 0 0 1
device=OUTPUT
T 40100 35400 5 10 0 0 0 0 1
net=nCONFIG:1
T 41000 35400 5 10 1 1 0 0 1
value=nCONFIG
}
C 46100 35700 1 270 0 gnd-1.sym
C 35800 35500 1 0 1 vcc.sym
{
T 35800 37200 5 8 0 0 0 6 1
footprint=none
T 35800 37000 5 8 0 0 0 6 1
symversion=1.0
T 35800 35500 5 10 0 0 0 6 1
net=3V3:1
T 35800 35700 5 10 1 1 180 6 1
value=3V3
}
C 37200 35600 1 180 0 resistor-2.sym
{
T 36800 35250 5 10 0 0 180 0 1
device=RESISTOR
T 37200 35600 5 10 0 1 0 6 1
footprint=0603
T 37100 35800 5 10 1 1 180 0 1
refdes=R3
T 36700 35800 5 10 1 1 180 0 1
value=10k
}
N 36300 35500 35700 35500 4
C 38500 34600 1 90 0 capacitor-1.sym
{
T 37800 34800 5 10 0 0 90 0 1
device=CAPACITOR
T 37600 34800 5 10 0 0 90 0 1
symversion=0.1
T 38500 34600 5 10 0 1 0 0 1
footprint=0603
T 38200 35300 5 10 1 1 180 0 1
refdes=C8
T 38200 34900 5 10 1 1 180 0 1
value=0.1u
}
C 38200 34300 1 0 0 gnd-1.sym
C 39800 35600 1 180 0 resistor-2.sym
{
T 39400 35250 5 10 0 0 180 0 1
device=RESISTOR
T 39800 35600 5 10 0 1 0 6 1
footprint=0603
T 39400 35200 5 10 1 1 0 0 1
refdes=R5
T 39100 35200 5 10 1 1 0 0 1
value=1k
}
N 39800 35500 40100 35500 4
N 37200 35500 38900 35500 4
N 38400 40100 38700 40100 4
N 38700 40100 38700 40500 4
C 38700 43200 1 0 0 testpt-1.sym
{
T 39100 44100 5 10 0 0 0 0 1
device=TESTPOINT
T 39100 43900 5 10 0 0 0 0 1
footprint=testpt
T 38800 43600 5 10 1 1 0 0 1
refdes=TP3
}
C 31200 45100 1 0 0 testpt-1.sym
{
T 31600 46000 5 10 0 0 0 0 1
device=TESTPOINT
T 31600 45800 5 10 0 0 0 0 1
footprint=testpt
T 31400 45200 5 10 1 1 0 0 1
refdes=TP1
}
C 46400 55500 1 0 1 io-1.sym
{
T 45500 55700 5 10 0 0 0 6 1
net=IO_7:1
T 46200 56100 5 10 0 0 0 6 1
device=none
T 45500 55600 5 10 1 1 0 7 1
value=IO_7
}
N 46400 55600 46700 55600 4
C 46400 55100 1 0 1 io-1.sym
{
T 45500 55300 5 10 0 0 0 6 1
net=IO_10:1
T 46200 55700 5 10 0 0 0 6 1
device=none
T 45500 55200 5 10 1 1 0 7 1
value=IO_10
}
C 46400 54700 1 0 1 io-1.sym
{
T 45500 54900 5 10 0 0 0 6 1
net=IO_11:1
T 46200 55300 5 10 0 0 0 6 1
device=none
T 45500 54800 5 10 1 1 0 7 1
value=IO_11
}
C 46400 53900 1 0 1 io-1.sym
{
T 45500 54100 5 10 0 0 0 6 1
net=IO_28:1
T 46200 54500 5 10 0 0 0 6 1
device=none
T 45500 54000 5 10 1 1 0 7 1
value=IO_28
}
C 46400 53500 1 0 1 io-1.sym
{
T 45500 53700 5 10 0 0 0 6 1
net=IO_30:1
T 46200 54100 5 10 0 0 0 6 1
device=none
T 45500 53600 5 10 1 1 0 7 1
value=IO_30
}
C 46400 53100 1 0 1 io-1.sym
{
T 45500 53300 5 10 0 0 0 6 1
net=IO_31:1
T 46200 53700 5 10 0 0 0 6 1
device=none
T 45500 53200 5 10 1 1 0 7 1
value=IO_31
}
N 46400 53200 46700 53200 4
C 46400 52700 1 0 1 io-1.sym
{
T 45500 52900 5 10 0 0 0 6 1
net=IO_32:1
T 46200 53300 5 10 0 0 0 6 1
device=none
T 45500 52800 5 10 1 1 0 7 1
value=IO_32
}
C 46400 52300 1 0 1 io-1.sym
{
T 45500 52500 5 10 0 0 0 6 1
net=IO_33:1
T 46200 52900 5 10 0 0 0 6 1
device=none
T 45500 52400 5 10 1 1 0 7 1
value=IO_33
}
C 46400 51500 1 0 1 io-1.sym
{
T 45500 51700 5 10 0 0 0 6 1
net=IO_39:1
T 46200 52100 5 10 0 0 0 6 1
device=none
T 45500 51600 5 10 1 1 0 7 1
value=IO_39
}
C 46400 51100 1 0 1 io-1.sym
{
T 45500 51300 5 10 0 0 0 6 1
net=IO_42:1
T 46200 51700 5 10 0 0 0 6 1
device=none
T 45500 51200 5 10 1 1 0 7 1
value=IO_42
}
C 46400 50700 1 0 1 io-1.sym
{
T 45500 50900 5 10 0 0 0 6 1
net=IO_43:1
T 46200 51300 5 10 0 0 0 6 1
device=none
T 45500 50800 5 10 1 1 0 7 1
value=IO_43
}
C 46400 50300 1 0 1 io-1.sym
{
T 45500 50500 5 10 0 0 0 6 1
net=IO_44:1
T 46200 50900 5 10 0 0 0 6 1
device=none
T 45500 50400 5 10 1 1 0 7 1
value=IO_44
}
C 46400 49900 1 0 1 io-1.sym
{
T 45500 50100 5 10 0 0 0 6 1
net=IO_46:1
T 46200 50500 5 10 0 0 0 6 1
device=none
T 45500 50000 5 10 1 1 0 7 1
value=IO_46
}
N 46400 50000 46700 50000 4
C 46400 49500 1 0 1 io-1.sym
{
T 45500 49700 5 10 0 0 0 6 1
net=IO_49:1
T 46200 50100 5 10 0 0 0 6 1
device=none
T 45500 49600 5 10 1 1 0 7 1
value=IO_49
}
C 46400 49100 1 0 1 io-1.sym
{
T 45500 49300 5 10 0 0 0 6 1
net=IO_50:1
T 46200 49700 5 10 0 0 0 6 1
device=none
T 45500 49200 5 10 1 1 0 7 1
value=IO_50
}
C 46400 48700 1 0 1 io-1.sym
{
T 45500 48900 5 10 0 0 0 6 1
net=IO_51:1
T 46200 49300 5 10 0 0 0 6 1
device=none
T 45500 48800 5 10 1 1 0 7 1
value=IO_51
}
C 46400 47900 1 0 1 io-1.sym
{
T 45500 48100 5 10 0 0 0 6 1
net=IO_58:1
T 46200 48500 5 10 0 0 0 6 1
device=none
T 45500 48000 5 10 1 1 0 7 1
value=IO_58
}
C 46400 47500 1 0 1 io-1.sym
{
T 45500 47700 5 10 0 0 0 6 1
net=IO_59:1
T 46200 48100 5 10 0 0 0 6 1
device=none
T 45500 47600 5 10 1 1 0 7 1
value=IO_59
}
C 46400 47100 1 0 1 io-1.sym
{
T 45500 47300 5 10 0 0 0 6 1
net=IO_60:1
T 46200 47700 5 10 0 0 0 6 1
device=none
T 45500 47200 5 10 1 1 0 7 1
value=IO_60
}
C 46400 46700 1 0 1 io-1.sym
{
T 45500 46900 5 10 0 0 0 6 1
net=IO_64:1
T 46200 47300 5 10 0 0 0 6 1
device=none
T 45500 46800 5 10 1 1 0 7 1
value=IO_64
}
C 46400 46300 1 0 1 io-1.sym
{
T 45500 46500 5 10 0 0 0 6 1
net=IO_65:1
T 46200 46900 5 10 0 0 0 6 1
device=none
T 45500 46400 5 10 1 1 0 7 1
value=IO_65
}
C 46400 45900 1 0 1 io-1.sym
{
T 45500 46100 5 10 0 0 0 6 1
net=IO_66:1
T 46200 46500 5 10 0 0 0 6 1
device=none
T 45500 46000 5 10 1 1 0 7 1
value=IO_66
}
C 46400 45500 1 0 1 io-1.sym
{
T 45500 45700 5 10 0 0 0 6 1
net=IO_67:1
T 46200 46100 5 10 0 0 0 6 1
device=none
T 45500 45600 5 10 1 1 0 7 1
value=IO_67
}
N 46400 45600 46700 45600 4
C 46400 45100 1 0 1 io-1.sym
{
T 45500 45300 5 10 0 0 0 6 1
net=IO_68:1
T 46200 45700 5 10 0 0 0 6 1
device=none
T 45500 45200 5 10 1 1 0 7 1
value=IO_68
}
C 46400 44700 1 0 1 io-1.sym
{
T 45500 44900 5 10 0 0 0 6 1
net=IO_69:1
T 46200 45300 5 10 0 0 0 6 1
device=none
T 45500 44800 5 10 1 1 0 7 1
value=IO_69
}
C 46400 44300 1 0 1 io-1.sym
{
T 45500 44500 5 10 0 0 0 6 1
net=IO_71:1
T 46200 44900 5 10 0 0 0 6 1
device=none
T 45500 44400 5 10 1 1 0 7 1
value=IO_71
}
C 46400 43900 1 0 1 io-1.sym
{
T 45500 44100 5 10 0 0 0 6 1
net=IO_72:1
T 46200 44500 5 10 0 0 0 6 1
device=none
T 45500 44000 5 10 1 1 0 7 1
value=IO_72
}
C 45600 43300 1 180 1 input-1.sym
{
T 45600 43000 5 10 0 0 180 6 1
device=INPUT
T 45600 43300 5 10 0 0 180 6 1
net=CLK_50:1
T 45500 43100 5 10 1 1 0 6 1
value=CLK_50
}
C 55600 55500 1 0 0 io-1.sym
{
T 56500 55700 5 10 0 0 0 0 1
net=IO_76:1
T 55800 56100 5 10 0 0 0 0 1
device=none
T 56500 55600 5 10 1 1 0 1 1
value=IO_76
}
C 55600 55100 1 0 0 io-1.sym
{
T 56500 55300 5 10 0 0 0 0 1
net=IO_77:1
T 55800 55700 5 10 0 0 0 0 1
device=none
T 56500 55200 5 10 1 1 0 1 1
value=IO_77
}
C 55600 54700 1 0 0 io-1.sym
{
T 56500 54900 5 10 0 0 0 0 1
net=IO_80:1
T 55800 55300 5 10 0 0 0 0 1
device=none
T 56500 54800 5 10 1 1 0 1 1
value=IO_80
}
C 55600 54300 1 0 0 io-1.sym
{
T 56500 54500 5 10 0 0 0 0 1
net=IO_83:1
T 55800 54900 5 10 0 0 0 0 1
device=none
T 56500 54400 5 10 1 1 0 1 1
value=IO_83
}
C 55600 53900 1 0 0 io-1.sym
{
T 56500 54100 5 10 0 0 0 0 1
net=IO_85:1
T 55800 54500 5 10 0 0 0 0 1
device=none
T 56500 54000 5 10 1 1 0 1 1
value=IO_85
}
C 55600 53500 1 0 0 io-1.sym
{
T 56500 53700 5 10 0 0 0 0 1
net=IO_86:1
T 55800 54100 5 10 0 0 0 0 1
device=none
T 56500 53600 5 10 1 1 0 1 1
value=IO_86
}
C 55600 53100 1 0 0 io-1.sym
{
T 56500 53300 5 10 0 0 0 0 1
net=IO_87:1
T 55800 53700 5 10 0 0 0 0 1
device=none
T 56500 53200 5 10 1 1 0 1 1
value=IO_87
}
N 55600 55600 55300 55600 4
C 55600 52300 1 0 0 io-1.sym
{
T 56500 52500 5 10 0 0 0 0 1
net=IO_98:1
T 55800 52900 5 10 0 0 0 0 1
device=none
T 56500 52400 5 10 1 1 0 1 1
value=IO_98
}
C 55600 51900 1 0 0 io-1.sym
{
T 56500 52100 5 10 0 0 0 0 1
net=IO_99:1
T 55800 52500 5 10 0 0 0 0 1
device=none
T 56500 52000 5 10 1 1 0 1 1
value=IO_99
}
C 55600 51500 1 0 0 io-1.sym
{
T 56500 51700 5 10 0 0 0 0 1
net=IO_101:1
T 55800 52100 5 10 0 0 0 0 1
device=none
T 56500 51600 5 10 1 1 0 1 1
value=IO_101
}
C 55600 51100 1 0 0 io-1.sym
{
T 56500 51300 5 10 0 0 0 0 1
net=IO_103:1
T 55800 51700 5 10 0 0 0 0 1
device=none
T 56500 51200 5 10 1 1 0 1 1
value=IO_103
}
C 55600 50700 1 0 0 io-1.sym
{
T 56500 50900 5 10 0 0 0 0 1
net=IO_104:1
T 55800 51300 5 10 0 0 0 0 1
device=none
T 56500 50800 5 10 1 1 0 1 1
value=IO_104
}
C 55600 50300 1 0 0 io-1.sym
{
T 56500 50500 5 10 0 0 0 0 1
net=IO_105:1
T 55800 50900 5 10 0 0 0 0 1
device=none
T 56500 50400 5 10 1 1 0 1 1
value=IO_105
}
C 55600 49900 1 0 0 io-1.sym
{
T 56500 50100 5 10 0 0 0 0 1
net=IO_106:1
T 55800 50500 5 10 0 0 0 0 1
device=none
T 56500 50000 5 10 1 1 0 1 1
value=IO_106
}
N 55600 51600 55300 51600 4
C 55600 49100 1 0 0 io-1.sym
{
T 56500 49300 5 10 0 0 0 0 1
net=IO_110:1
T 55800 49700 5 10 0 0 0 0 1
device=none
T 56500 49200 5 10 1 1 0 1 1
value=IO_110
}
C 55600 48700 1 0 0 io-1.sym
{
T 56500 48900 5 10 0 0 0 0 1
net=IO_111:1
T 55800 49300 5 10 0 0 0 0 1
device=none
T 56500 48800 5 10 1 1 0 1 1
value=IO_111
}
C 55600 48300 1 0 0 io-1.sym
{
T 56500 48500 5 10 0 0 0 0 1
net=IO_112:1
T 55800 48900 5 10 0 0 0 0 1
device=none
T 56500 48400 5 10 1 1 0 1 1
value=IO_112
}
C 55600 47900 1 0 0 io-1.sym
{
T 56500 48100 5 10 0 0 0 0 1
net=IO_113:1
T 55800 48500 5 10 0 0 0 0 1
device=none
T 56500 48000 5 10 1 1 0 1 1
value=IO_113
}
C 55600 47500 1 0 0 io-1.sym
{
T 56500 47700 5 10 0 0 0 0 1
net=IO_114:1
T 55800 48100 5 10 0 0 0 0 1
device=none
T 56500 47600 5 10 1 1 0 1 1
value=IO_114
}
C 55600 47100 1 0 0 io-1.sym
{
T 56500 47300 5 10 0 0 0 0 1
net=IO_115:1
T 55800 47700 5 10 0 0 0 0 1
device=none
T 56500 47200 5 10 1 1 0 1 1
value=IO_115
}
C 55600 46700 1 0 0 io-1.sym
{
T 56500 46900 5 10 0 0 0 0 1
net=IO_119:1
T 55800 47300 5 10 0 0 0 0 1
device=none
T 56500 46800 5 10 1 1 0 1 1
value=IO_119
}
C 55600 46300 1 0 0 io-1.sym
{
T 56500 46500 5 10 0 0 0 0 1
net=IO_120:1
T 55800 46900 5 10 0 0 0 0 1
device=none
T 56500 46400 5 10 1 1 0 1 1
value=IO_120
}
C 55600 45900 1 0 0 io-1.sym
{
T 56500 46100 5 10 0 0 0 0 1
net=IO_121:1
T 55800 46500 5 10 0 0 0 0 1
device=none
T 56500 46000 5 10 1 1 0 1 1
value=IO_121
}
C 55600 45500 1 0 0 io-1.sym
{
T 56500 45700 5 10 0 0 0 0 1
net=IO_125:1
T 55800 46100 5 10 0 0 0 0 1
device=none
T 56500 45600 5 10 1 1 0 1 1
value=IO_125
}
C 55600 45100 1 0 0 io-1.sym
{
T 56500 45300 5 10 0 0 0 0 1
net=IO_126:1
T 55800 45700 5 10 0 0 0 0 1
device=none
T 56500 45200 5 10 1 1 0 1 1
value=IO_126
}
C 55600 44700 1 0 0 io-1.sym
{
T 56500 44900 5 10 0 0 0 0 1
net=IO_127:1
T 55800 45300 5 10 0 0 0 0 1
device=none
T 56500 44800 5 10 1 1 0 1 1
value=IO_127
}
N 55600 46000 55300 46000 4
C 55600 43900 1 0 0 io-1.sym
{
T 56500 44100 5 10 0 0 0 0 1
net=IO_128:1
T 55800 44500 5 10 0 0 0 0 1
device=none
T 56500 44000 5 10 1 1 0 1 1
value=IO_128
}
C 55600 43500 1 0 0 io-1.sym
{
T 56500 43700 5 10 0 0 0 0 1
net=IO_129:1
T 55800 44100 5 10 0 0 0 0 1
device=none
T 56500 43600 5 10 1 1 0 1 1
value=IO_129
}
C 55600 43100 1 0 0 io-1.sym
{
T 56500 43300 5 10 0 0 0 0 1
net=IO_132:1
T 55800 43700 5 10 0 0 0 0 1
device=none
T 56500 43200 5 10 1 1 0 1 1
value=IO_132
}
C 55600 42700 1 0 0 io-1.sym
{
T 56500 42900 5 10 0 0 0 0 1
net=IO_133:1
T 55800 43300 5 10 0 0 0 0 1
device=none
T 56500 42800 5 10 1 1 0 1 1
value=IO_133
}
C 55600 42300 1 0 0 io-1.sym
{
T 56500 42500 5 10 0 0 0 0 1
net=IO_135:1
T 55800 42900 5 10 0 0 0 0 1
device=none
T 56500 42400 5 10 1 1 0 1 1
value=IO_135
}
C 55600 41900 1 0 0 io-1.sym
{
T 56500 42100 5 10 0 0 0 0 1
net=IO_136:1
T 55800 42500 5 10 0 0 0 0 1
device=none
T 56500 42000 5 10 1 1 0 1 1
value=IO_136
}
C 55600 41500 1 0 0 io-1.sym
{
T 56500 41700 5 10 0 0 0 0 1
net=IO_137:1
T 55800 42100 5 10 0 0 0 0 1
device=none
T 56500 41600 5 10 1 1 0 1 1
value=IO_137
}
C 55600 41100 1 0 0 io-1.sym
{
T 56500 41300 5 10 0 0 0 0 1
net=IO_141:1
T 55800 41700 5 10 0 0 0 0 1
device=none
T 56500 41200 5 10 1 1 0 1 1
value=IO_141
}
C 55600 40700 1 0 0 io-1.sym
{
T 56500 40900 5 10 0 0 0 0 1
net=IO_142:1
T 55800 41300 5 10 0 0 0 0 1
device=none
T 56500 40800 5 10 1 1 0 1 1
value=IO_142
}
C 55600 40300 1 0 0 io-1.sym
{
T 56500 40500 5 10 0 0 0 0 1
net=IO_143:1
T 55800 40900 5 10 0 0 0 0 1
device=none
T 56500 40400 5 10 1 1 0 1 1
value=IO_143
}
C 55600 39900 1 0 0 io-1.sym
{
T 56500 40100 5 10 0 0 0 0 1
net=IO_144:1
T 55800 40500 5 10 0 0 0 0 1
device=none
T 56500 40000 5 10 1 1 0 1 1
value=IO_144
}
N 55600 40800 55300 40800 4
C 55500 39200 1 0 0 vcc.sym
{
T 55500 40900 5 8 0 0 0 0 1
footprint=none
T 55500 40700 5 8 0 0 0 0 1
symversion=1.0
T 55500 39200 5 10 0 1 0 0 1
net=3V3:1
T 55700 39200 5 10 1 1 0 0 1
value=3V3
}
C 55900 38700 1 90 0 gnd-1.sym
C 55500 38400 1 0 0 vcc.sym
{
T 55500 40100 5 8 0 0 0 0 1
footprint=none
T 55500 39900 5 8 0 0 0 0 1
symversion=1.0
T 55500 38400 5 10 0 1 0 0 1
net=3V3:1
T 55700 38400 5 10 1 1 0 0 1
value=3V3
}
C 37600 32100 1 0 0 header4-2.sym
{
T 38200 33000 5 10 1 1 0 0 1
refdes=J3
T 38000 31900 5 10 0 1 0 0 1
footprint=KXO97
T 38000 31800 5 10 1 1 0 0 1
device=KXO97
}
C 37000 32100 1 90 0 capacitor-1.sym
{
T 36300 32300 5 10 0 0 90 0 1
device=CAPACITOR
T 36100 32300 5 10 0 0 90 0 1
symversion=0.1
T 37000 32100 5 10 0 1 0 0 1
footprint=0603
T 36600 32800 5 10 1 1 180 0 1
refdes=C10
T 36300 32300 5 10 1 1 0 0 1
value=0.01u
}
N 37600 32700 37300 32700 4
N 37300 32700 37300 33000 4
N 36100 33000 37300 33000 4
N 35900 32100 37300 32100 4
N 37300 32100 37300 32300 4
N 37300 32300 37600 32300 4
C 35800 33100 1 270 0 gnd-1.sym
C 35800 32100 1 0 0 vcc.sym
{
T 35800 33800 5 8 0 0 0 0 1
footprint=none
T 35800 33600 5 8 0 0 0 0 1
symversion=1.0
T 35800 32100 5 10 0 0 0 0 1
net=3V3:1
T 35500 32100 5 10 1 1 0 0 1
value=3V3
}
N 39000 32300 39800 32300 4
C 39800 32200 1 0 0 output-1.sym
{
T 39900 32500 5 10 0 0 0 0 1
device=OUTPUT
T 39800 32200 5 10 0 0 0 0 1
net=CLK_50:1
T 40600 32200 5 10 1 1 0 0 1
value=CLK_50
}
C 55600 37100 1 0 0 output-1.sym
{
T 55700 37400 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37100 5 10 0 0 0 0 1
net=nCSO:1
T 56500 37100 5 10 1 1 0 0 1
value=nCSO
}
C 55600 37500 1 0 0 output-1.sym
{
T 55700 37800 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37500 5 10 0 0 0 0 1
net=ASDO:1
T 56500 37500 5 10 1 1 0 0 1
value=ASDO
}
C 55600 36700 1 0 0 output-1.sym
{
T 55700 37000 5 10 0 0 0 0 1
device=OUTPUT
T 55600 36700 5 10 0 0 0 0 1
net=DCLK:1
T 56500 36700 5 10 1 1 0 0 1
value=DCLK
}
C 56400 36500 1 180 0 input-1.sym
{
T 56400 36200 5 10 0 0 180 0 1
device=INPUT
T 56400 36500 5 10 0 0 180 0 1
net=DATA0:1
T 56500 36300 5 10 1 1 0 0 1
value=DATA0
}
C 46400 38300 1 0 1 io-1.sym
{
T 45500 38500 5 10 0 0 0 6 1
net=TDI:1
T 46200 38900 5 10 0 0 0 6 1
device=none
T 45500 38400 5 10 1 1 0 7 1
value=TDI
}
C 46400 37900 1 0 1 io-1.sym
{
T 45500 38100 5 10 0 0 0 6 1
net=TCK:1
T 46200 38500 5 10 0 0 0 6 1
device=none
T 45500 38000 5 10 1 1 0 7 1
value=TCK
}
C 46400 37500 1 0 1 io-1.sym
{
T 45500 37700 5 10 0 0 0 6 1
net=TMS:1
T 46200 38100 5 10 0 0 0 6 1
device=none
T 45500 37600 5 10 1 1 0 7 1
value=TMS
}
C 46400 37100 1 0 1 io-1.sym
{
T 45500 37300 5 10 0 0 0 6 1
net=TDO:1
T 46200 37700 5 10 0 0 0 6 1
device=none
T 45500 37200 5 10 1 1 0 7 1
value=TDO
}
N 46400 38000 46700 38000 4
C 45600 36100 1 180 1 input-1.sym
{
T 45600 35800 5 10 0 0 180 6 1
device=INPUT
T 45600 36100 5 10 0 0 180 6 1
net=nCONFIG:1
T 45500 35900 5 10 1 1 0 6 1
value=nCONFIG
}
N 46400 36000 46700 36000 4
C 46400 36500 1 180 0 resistor-2.sym
{
T 46000 36150 5 10 0 0 180 0 1
device=RESISTOR
T 46400 36500 5 10 0 1 0 6 1
footprint=0603
T 45600 36700 5 10 1 1 180 6 1
refdes=R6
T 46300 36700 5 10 1 1 180 0 1
value=10k
}
C 45300 36400 1 0 1 vcc.sym
{
T 45300 38100 5 8 0 0 0 6 1
footprint=none
T 45300 37900 5 8 0 0 0 6 1
symversion=1.0
T 45300 36400 5 10 0 1 0 6 1
net=3V3:1
T 45100 36400 5 10 1 1 0 6 1
value=3V3
}
N 45200 36400 45500 36400 4
C 46400 35300 1 180 0 resistor-2.sym
{
T 46000 34950 5 10 0 0 180 0 1
device=RESISTOR
T 46400 35300 5 10 0 1 0 6 1
footprint=0603
T 45600 35500 5 10 1 1 180 6 1
refdes=R7
T 46300 35500 5 10 1 1 180 0 1
value=10k
}
C 45300 35200 1 0 1 vcc.sym
{
T 45300 36900 5 8 0 0 0 6 1
footprint=none
T 45300 36700 5 8 0 0 0 6 1
symversion=1.0
T 45300 35200 5 10 0 1 0 6 1
net=3V3:1
T 45100 35200 5 10 1 1 0 6 1
value=3V3
}
N 45200 35200 45500 35200 4
C 64000 48900 1 0 0 io-1.sym
{
T 64900 49100 5 10 0 0 0 0 1
net=IO_98:1
T 64200 49500 5 10 0 0 0 0 1
device=none
T 64900 49000 5 10 1 1 0 1 1
value=IO_98
}
C 64000 48500 1 0 0 io-1.sym
{
T 64900 48700 5 10 0 0 0 0 1
net=IO_101:1
T 64200 49100 5 10 0 0 0 0 1
device=none
T 64900 48600 5 10 1 1 0 1 1
value=IO_101
}
C 62000 48500 1 0 1 io-1.sym
{
T 61100 48700 5 10 0 0 0 6 1
net=IO_99:1
T 61800 49100 5 10 0 0 0 6 1
device=none
T 61100 48600 5 10 1 1 0 7 1
value=IO_99
}
C 62000 47700 1 0 1 io-1.sym
{
T 61100 47900 5 10 0 0 0 6 1
net=IO_103:1
T 61800 48300 5 10 0 0 0 6 1
device=none
T 61100 47800 5 10 1 1 0 7 1
value=IO_103
}
C 62000 47300 1 0 1 io-1.sym
{
T 61100 47500 5 10 0 0 0 6 1
net=IO_105:1
T 61800 47900 5 10 0 0 0 6 1
device=none
T 61100 47400 5 10 1 1 0 7 1
value=IO_105
}
C 64000 47700 1 0 0 io-1.sym
{
T 64900 47900 5 10 0 0 0 0 1
net=IO_104:1
T 64200 48300 5 10 0 0 0 0 1
device=none
T 64900 47800 5 10 1 1 0 1 1
value=IO_104
}
C 64000 47300 1 0 0 io-1.sym
{
T 64900 47500 5 10 0 0 0 0 1
net=IO_106:1
T 64200 47900 5 10 0 0 0 0 1
device=none
T 64900 47400 5 10 1 1 0 1 1
value=IO_106
}
C 62000 46900 1 0 1 io-1.sym
{
T 61100 47100 5 10 0 0 0 6 1
net=IO_110:1
T 61800 47500 5 10 0 0 0 6 1
device=none
T 61100 47000 5 10 1 1 0 7 1
value=IO_110
}
C 62000 46500 1 0 1 io-1.sym
{
T 61100 46700 5 10 0 0 0 6 1
net=IO_112:1
T 61800 47100 5 10 0 0 0 6 1
device=none
T 61100 46600 5 10 1 1 0 7 1
value=IO_112
}
C 64000 46900 1 0 0 io-1.sym
{
T 64900 47100 5 10 0 0 0 0 1
net=IO_111:1
T 64200 47500 5 10 0 0 0 0 1
device=none
T 64900 47000 5 10 1 1 0 1 1
value=IO_111
}
C 64000 46500 1 0 0 io-1.sym
{
T 64900 46700 5 10 0 0 0 0 1
net=IO_113:1
T 64200 47100 5 10 0 0 0 0 1
device=none
T 64900 46600 5 10 1 1 0 1 1
value=IO_113
}
C 62000 46100 1 0 1 io-1.sym
{
T 61100 46300 5 10 0 0 0 6 1
net=IO_114:1
T 61800 46700 5 10 0 0 0 6 1
device=none
T 61100 46200 5 10 1 1 0 7 1
value=IO_114
}
C 62000 45700 1 0 1 io-1.sym
{
T 61100 45900 5 10 0 0 0 6 1
net=IO_119:1
T 61800 46300 5 10 0 0 0 6 1
device=none
T 61100 45800 5 10 1 1 0 7 1
value=IO_119
}
C 62000 45300 1 0 1 io-1.sym
{
T 61100 45500 5 10 0 0 0 6 1
net=IO_121:1
T 61800 45900 5 10 0 0 0 6 1
device=none
T 61100 45400 5 10 1 1 0 7 1
value=IO_121
}
C 62000 44900 1 0 1 io-1.sym
{
T 61100 45100 5 10 0 0 0 6 1
net=IO_126:1
T 61800 45500 5 10 0 0 0 6 1
device=none
T 61100 45000 5 10 1 1 0 7 1
value=IO_126
}
C 64000 46100 1 0 0 io-1.sym
{
T 64900 46300 5 10 0 0 0 0 1
net=IO_115:1
T 64200 46700 5 10 0 0 0 0 1
device=none
T 64900 46200 5 10 1 1 0 1 1
value=IO_115
}
C 64000 45700 1 0 0 io-1.sym
{
T 64900 45900 5 10 0 0 0 0 1
net=IO_120:1
T 64200 46300 5 10 0 0 0 0 1
device=none
T 64900 45800 5 10 1 1 0 1 1
value=IO_120
}
C 64000 45300 1 0 0 io-1.sym
{
T 64900 45500 5 10 0 0 0 0 1
net=IO_125:1
T 64200 45900 5 10 0 0 0 0 1
device=none
T 64900 45400 5 10 1 1 0 1 1
value=IO_125
}
C 64000 44900 1 0 0 io-1.sym
{
T 64900 45100 5 10 0 0 0 0 1
net=IO_127:1
T 64200 45500 5 10 0 0 0 0 1
device=none
T 64900 45000 5 10 1 1 0 1 1
value=IO_127
}
C 62000 44100 1 0 1 io-1.sym
{
T 61100 44300 5 10 0 0 0 6 1
net=IO_128:1
T 61800 44700 5 10 0 0 0 6 1
device=none
T 61100 44200 5 10 1 1 0 7 1
value=IO_128
}
C 64000 44100 1 0 0 io-1.sym
{
T 64900 44300 5 10 0 0 0 0 1
net=IO_129:1
T 64200 44700 5 10 0 0 0 0 1
device=none
T 64900 44200 5 10 1 1 0 1 1
value=IO_129
}
C 62000 43700 1 0 1 io-1.sym
{
T 61100 43900 5 10 0 0 0 6 1
net=IO_132:1
T 61800 44300 5 10 0 0 0 6 1
device=none
T 61100 43800 5 10 1 1 0 7 1
value=IO_132
}
C 64000 43700 1 0 0 io-1.sym
{
T 64900 43900 5 10 0 0 0 0 1
net=IO_133:1
T 64200 44300 5 10 0 0 0 0 1
device=none
T 64900 43800 5 10 1 1 0 1 1
value=IO_133
}
C 62000 43300 1 0 1 io-1.sym
{
T 61100 43500 5 10 0 0 0 6 1
net=IO_135:1
T 61800 43900 5 10 0 0 0 6 1
device=none
T 61100 43400 5 10 1 1 0 7 1
value=IO_135
}
C 64000 43300 1 0 0 io-1.sym
{
T 64900 43500 5 10 0 0 0 0 1
net=IO_136:1
T 64200 43900 5 10 0 0 0 0 1
device=none
T 64900 43400 5 10 1 1 0 1 1
value=IO_136
}
C 64000 42900 1 0 0 io-1.sym
{
T 64900 43100 5 10 0 0 0 0 1
net=IO_141:1
T 64200 43500 5 10 0 0 0 0 1
device=none
T 64900 43000 5 10 1 1 0 1 1
value=IO_141
}
C 64000 42500 1 0 0 io-1.sym
{
T 64900 42700 5 10 0 0 0 0 1
net=IO_143:1
T 64200 43100 5 10 0 0 0 0 1
device=none
T 64900 42600 5 10 1 1 0 1 1
value=IO_143
}
C 62000 42900 1 0 1 io-1.sym
{
T 61100 43100 5 10 0 0 0 6 1
net=IO_137:1
T 61800 43500 5 10 0 0 0 6 1
device=none
T 61100 43000 5 10 1 1 0 7 1
value=IO_137
}
C 62000 42500 1 0 1 io-1.sym
{
T 61100 42700 5 10 0 0 0 6 1
net=IO_142:1
T 61800 43100 5 10 0 0 0 6 1
device=none
T 61100 42600 5 10 1 1 0 7 1
value=IO_142
}
C 62200 41500 1 0 1 io-1.sym
{
T 61300 41700 5 10 0 0 0 6 1
net=IO_144:1
T 62000 42100 5 10 0 0 0 6 1
device=none
T 61300 41600 5 10 1 1 0 7 1
value=IO_144
}
C 46600 26400 1 0 0 EP4CE22E22.sym
{
T 55000 56100 5 10 1 1 0 6 1
refdes=U7
T 47000 56300 5 10 0 0 0 0 1
device=EP4CE22E22
T 47000 56500 5 10 0 0 0 0 1
footprint=TQFP144_28
}
C 34700 30000 1 90 0 capacitor-1.sym
{
T 34000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 33800 30200 5 10 0 0 90 0 1
symversion=0.1
T 34700 30000 5 10 0 1 0 0 1
footprint=0603
T 34100 30700 5 10 1 1 180 6 1
refdes=C9
T 34100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 35200 30000 1 90 0 capacitor-1.sym
{
T 34500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 34300 30200 5 10 0 0 90 0 1
symversion=0.1
T 35200 30000 5 10 0 1 0 0 1
footprint=0603
T 34600 30700 5 10 1 1 180 6 1
refdes=C11
T 34600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 35700 30000 1 90 0 capacitor-1.sym
{
T 35000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 34800 30200 5 10 0 0 90 0 1
symversion=0.1
T 35700 30000 5 10 0 1 0 0 1
footprint=0603
T 35100 30700 5 10 1 1 180 6 1
refdes=C12
T 35100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 36200 30000 1 90 0 capacitor-1.sym
{
T 35500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 30200 5 10 0 0 90 0 1
symversion=0.1
T 36200 30000 5 10 0 1 0 0 1
footprint=0603
T 35600 30700 5 10 1 1 180 6 1
refdes=C13
T 35600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 36700 30000 1 90 0 capacitor-1.sym
{
T 36000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 30200 5 10 0 0 90 0 1
symversion=0.1
T 36700 30000 5 10 0 1 0 0 1
footprint=0603
T 36100 30700 5 10 1 1 180 6 1
refdes=C15
T 36100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 37200 30000 1 90 0 capacitor-1.sym
{
T 36500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 30200 5 10 0 0 90 0 1
symversion=0.1
T 37200 30000 5 10 0 1 0 0 1
footprint=0603
T 36600 30700 5 10 1 1 180 6 1
refdes=C17
T 36600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 37700 30000 1 90 0 capacitor-1.sym
{
T 37000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 30200 5 10 0 0 90 0 1
symversion=0.1
T 37700 30000 5 10 0 1 0 0 1
footprint=0603
T 37100 30700 5 10 1 1 180 6 1
refdes=C19
T 37100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 38200 30000 1 90 0 capacitor-1.sym
{
T 37500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 30200 5 10 0 0 90 0 1
symversion=0.1
T 38200 30000 5 10 0 1 0 0 1
footprint=0603
T 37600 30700 5 10 1 1 180 6 1
refdes=C21
T 37600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 38700 30000 1 90 0 capacitor-1.sym
{
T 38000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 37800 30200 5 10 0 0 90 0 1
symversion=0.1
T 38700 30000 5 10 0 1 0 0 1
footprint=0603
T 38100 30700 5 10 1 1 180 6 1
refdes=C23
T 38100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 39200 30000 1 90 0 capacitor-1.sym
{
T 38500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 30200 5 10 0 0 90 0 1
symversion=0.1
T 39200 30000 5 10 0 1 0 0 1
footprint=0603
T 38600 30700 5 10 1 1 180 6 1
refdes=C25
T 38600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 39700 30000 1 90 0 capacitor-1.sym
{
T 39000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 30200 5 10 0 0 90 0 1
symversion=0.1
T 39700 30000 5 10 0 1 0 0 1
footprint=0603
T 39100 30700 5 10 1 1 180 6 1
refdes=C27
T 39100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 40200 30000 1 90 0 capacitor-1.sym
{
T 39500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 39300 30200 5 10 0 0 90 0 1
symversion=0.1
T 40200 30000 5 10 0 1 0 0 1
footprint=0603
T 39600 30700 5 10 1 1 180 6 1
refdes=C30
T 39600 30300 5 10 1 1 180 6 1
value=0.1u
}
N 34500 30000 40000 30000 4
N 34500 30900 40000 30900 4
C 34700 28300 1 90 0 capacitor-1.sym
{
T 34000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 33800 28500 5 10 0 0 90 0 1
symversion=0.1
T 34700 28300 5 10 0 1 0 0 1
footprint=0603
T 34100 29000 5 10 1 1 180 6 1
refdes=C14
T 34100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 35200 28300 1 90 0 capacitor-1.sym
{
T 34500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 34300 28500 5 10 0 0 90 0 1
symversion=0.1
T 35200 28300 5 10 0 1 0 0 1
footprint=0603
T 34600 29000 5 10 1 1 180 6 1
refdes=C16
T 34600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 35700 28300 1 90 0 capacitor-1.sym
{
T 35000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 34800 28500 5 10 0 0 90 0 1
symversion=0.1
T 35700 28300 5 10 0 1 0 0 1
footprint=0603
T 35100 29000 5 10 1 1 180 6 1
refdes=C18
T 35100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 36200 28300 1 90 0 capacitor-1.sym
{
T 35500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 28500 5 10 0 0 90 0 1
symversion=0.1
T 36200 28300 5 10 0 1 0 0 1
footprint=0603
T 35600 29000 5 10 1 1 180 6 1
refdes=C20
T 35600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 36700 28300 1 90 0 capacitor-1.sym
{
T 36000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 28500 5 10 0 0 90 0 1
symversion=0.1
T 36700 28300 5 10 0 1 0 0 1
footprint=0603
T 36100 29000 5 10 1 1 180 6 1
refdes=C22
T 36100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37200 28300 1 90 0 capacitor-1.sym
{
T 36500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 28500 5 10 0 0 90 0 1
symversion=0.1
T 37200 28300 5 10 0 1 0 0 1
footprint=0603
T 36600 29000 5 10 1 1 180 6 1
refdes=C24
T 36600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37700 28300 1 90 0 capacitor-1.sym
{
T 37000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 28500 5 10 0 0 90 0 1
symversion=0.1
T 37700 28300 5 10 0 1 0 0 1
footprint=0603
T 37100 29000 5 10 1 1 180 6 1
refdes=C26
T 37100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 38200 28300 1 90 0 capacitor-1.sym
{
T 37500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 28500 5 10 0 0 90 0 1
symversion=0.1
T 38200 28300 5 10 0 1 0 0 1
footprint=0603
T 37600 29000 5 10 1 1 180 6 1
refdes=C28
T 37600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 38700 28300 1 90 0 capacitor-1.sym
{
T 38000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 37800 28500 5 10 0 0 90 0 1
symversion=0.1
T 38700 28300 5 10 0 1 0 0 1
footprint=0603
T 38100 29000 5 10 1 1 180 6 1
refdes=C31
T 38100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 39200 28300 1 90 0 capacitor-1.sym
{
T 38500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 28500 5 10 0 0 90 0 1
symversion=0.1
T 39200 28300 5 10 0 1 0 0 1
footprint=0603
T 38600 29000 5 10 1 1 180 6 1
refdes=C33
T 38600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 39700 28300 1 90 0 capacitor-1.sym
{
T 39000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 28500 5 10 0 0 90 0 1
symversion=0.1
T 39700 28300 5 10 0 1 0 0 1
footprint=0603
T 39100 29000 5 10 1 1 180 6 1
refdes=C35
T 39100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 40200 28300 1 90 0 capacitor-1.sym
{
T 39500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 39300 28500 5 10 0 0 90 0 1
symversion=0.1
T 40200 28300 5 10 0 1 0 0 1
footprint=0603
T 39600 29000 5 10 1 1 180 6 1
refdes=C37
T 39600 28600 5 10 1 1 180 6 1
value=0.1u
}
N 34500 28300 43000 28300 4
N 34500 29200 43000 29200 4
C 40700 28300 1 90 0 capacitor-1.sym
{
T 40000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 28500 5 10 0 0 90 0 1
symversion=0.1
T 40700 28300 5 10 0 1 0 0 1
footprint=0603
T 40100 29000 5 10 1 1 180 6 1
refdes=C38
T 40100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 41200 28300 1 90 0 capacitor-1.sym
{
T 40500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 40300 28500 5 10 0 0 90 0 1
symversion=0.1
T 41200 28300 5 10 0 1 0 0 1
footprint=0603
T 40600 29000 5 10 1 1 180 6 1
refdes=C39
T 40600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 41700 28300 1 90 0 capacitor-1.sym
{
T 41000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 28500 5 10 0 0 90 0 1
symversion=0.1
T 41700 28300 5 10 0 1 0 0 1
footprint=0603
T 41100 29000 5 10 1 1 180 6 1
refdes=C40
T 41100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 42200 28300 1 90 0 capacitor-1.sym
{
T 41500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 41300 28500 5 10 0 0 90 0 1
symversion=0.1
T 42200 28300 5 10 0 1 0 0 1
footprint=0603
T 41600 29000 5 10 1 1 180 6 1
refdes=C41
T 41600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 42700 28300 1 90 0 capacitor-1.sym
{
T 42000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 41800 28500 5 10 0 0 90 0 1
symversion=0.1
T 42700 28300 5 10 0 1 0 0 1
footprint=0603
T 42100 29000 5 10 1 1 180 6 1
refdes=C42
T 42100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 43200 28300 1 90 0 capacitor-1.sym
{
T 42500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 28500 5 10 0 0 90 0 1
symversion=0.1
T 43200 28300 5 10 0 1 0 0 1
footprint=0603
T 42600 29000 5 10 1 1 180 6 1
refdes=C43
T 42600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37400 30900 1 0 0 vcc.sym
{
T 37400 32600 5 8 0 0 0 0 1
footprint=none
T 37400 32400 5 8 0 0 0 0 1
symversion=1.0
T 37400 30900 5 10 0 1 0 0 1
net=3V3:1
T 37600 30900 5 10 1 1 0 0 1
value=3V3
}
C 37400 29700 1 0 0 gnd-1.sym
C 37600 29200 1 0 1 vcc.sym
{
T 37600 30900 5 8 0 0 0 6 1
footprint=none
T 37600 30700 5 8 0 0 0 6 1
symversion=1.0
T 37600 29200 5 10 0 1 0 6 1
net=1V2:1
T 37900 29200 5 10 1 1 0 6 1
value=1V2
}
C 37400 28000 1 0 0 gnd-1.sym
C 37400 27500 1 0 0 vcc.sym
{
T 37400 29200 5 8 0 0 0 0 1
footprint=none
T 37400 29000 5 8 0 0 0 0 1
symversion=1.0
T 37400 27500 5 10 0 1 0 0 1
net=2V5:1
T 37600 27500 5 10 1 1 0 0 1
value=2V5
}
C 36700 26600 1 90 0 capacitor-1.sym
{
T 36000 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 26800 5 10 0 0 90 0 1
symversion=0.1
T 36700 26600 5 10 0 1 0 0 1
footprint=0603
T 36100 27300 5 10 1 1 180 6 1
refdes=C29
T 36100 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37200 26600 1 90 0 capacitor-1.sym
{
T 36500 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 26800 5 10 0 0 90 0 1
symversion=0.1
T 37200 26600 5 10 0 1 0 0 1
footprint=0603
T 36600 27300 5 10 1 1 180 6 1
refdes=C32
T 36600 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37700 26600 1 90 0 capacitor-1.sym
{
T 37000 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 26800 5 10 0 0 90 0 1
symversion=0.1
T 37700 26600 5 10 0 1 0 0 1
footprint=0603
T 37100 27300 5 10 1 1 180 6 1
refdes=C34
T 37100 26900 5 10 1 1 180 6 1
value=0.1u
}
C 38200 26600 1 90 0 capacitor-1.sym
{
T 37500 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 26800 5 10 0 0 90 0 1
symversion=0.1
T 38200 26600 5 10 0 1 0 0 1
footprint=0603
T 37600 27300 5 10 1 1 180 6 1
refdes=C36
T 37600 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37400 26300 1 0 0 gnd-1.sym
N 38000 26600 36500 26600 4
N 36500 27500 38000 27500 4
C 62000 39300 1 0 1 io-1.sym
{
T 61100 39500 5 10 0 0 0 6 1
net=IO_10:1
T 61800 39900 5 10 0 0 0 6 1
device=none
T 61100 39400 5 10 1 1 0 7 1
value=IO_10
}
C 64000 39300 1 0 0 io-1.sym
{
T 64900 39500 5 10 0 0 0 0 1
net=IO_11:1
T 64200 39900 5 10 0 0 0 0 1
device=none
T 64900 39400 5 10 1 1 0 1 1
value=IO_11
}
C 64000 38900 1 0 0 io-1.sym
{
T 64900 39100 5 10 0 0 0 0 1
net=IO_28:1
T 64200 39500 5 10 0 0 0 0 1
device=none
T 64900 39000 5 10 1 1 0 1 1
value=IO_28
}
C 62000 38500 1 0 1 io-1.sym
{
T 61100 38700 5 10 0 0 0 6 1
net=IO_30:1
T 61800 39100 5 10 0 0 0 6 1
device=none
T 61100 38600 5 10 1 1 0 7 1
value=IO_30
}
C 64000 38500 1 0 0 io-1.sym
{
T 64900 38700 5 10 0 0 0 0 1
net=IO_31:1
T 64200 39100 5 10 0 0 0 0 1
device=none
T 64900 38600 5 10 1 1 0 1 1
value=IO_31
}
C 62000 38100 1 0 1 io-1.sym
{
T 61100 38300 5 10 0 0 0 6 1
net=IO_32:1
T 61800 38700 5 10 0 0 0 6 1
device=none
T 61100 38200 5 10 1 1 0 7 1
value=IO_32
}
C 64000 38100 1 0 0 io-1.sym
{
T 64900 38300 5 10 0 0 0 0 1
net=IO_33:1
T 64200 38700 5 10 0 0 0 0 1
device=none
T 64900 38200 5 10 1 1 0 1 1
value=IO_33
}
C 62000 39900 1 180 0 resistor-2.sym
{
T 61600 39550 5 10 0 0 180 0 1
device=RESISTOR
T 62000 39900 5 10 0 1 90 0 1
footprint=0603
T 61500 40100 5 10 1 1 180 0 1
refdes=R10
T 61900 40100 5 10 1 1 180 0 1
value=DNI
}
N 62000 39800 62300 39800 4
C 60900 39800 1 0 1 vcc.sym
{
T 60900 41500 5 8 0 0 0 6 1
footprint=none
T 60900 41300 5 8 0 0 0 6 1
symversion=1.0
T 60900 39800 5 10 0 1 0 6 1
net=3V3:1
T 60700 39800 5 10 1 1 0 6 1
value=3V3
}
N 60800 39800 61100 39800 4
C 62000 38900 1 0 1 io-1.sym
{
T 61100 39100 5 10 0 0 0 6 1
net=IO_7:1
T 61800 39500 5 10 0 0 0 6 1
device=none
T 61100 39000 5 10 1 1 0 7 1
value=IO_7
}
N 62000 39000 62300 39000 4
N 64000 39400 63700 39400 4
N 64000 39000 63700 39000 4
N 62000 38600 62300 38600 4
N 64000 38600 63700 38600 4
N 62000 38200 62300 38200 4
N 64000 38200 63700 38200 4
C 62300 33000 1 0 0 header20-2.sym
{
T 62550 32750 5 10 0 1 0 0 1
device=HEADER20
T 62900 37100 5 10 1 1 0 0 1
refdes=J6
T 62300 33000 5 10 0 0 0 0 1
netname=HEADER20_2
}
C 62000 36900 1 180 0 resistor-2.sym
{
T 61600 36550 5 10 0 0 180 0 1
device=RESISTOR
T 62000 36900 5 10 0 1 90 0 1
footprint=0603
T 61500 37100 5 10 1 1 180 0 1
refdes=R13
T 61900 37100 5 10 1 1 180 0 1
value=DNI
}
C 60900 36800 1 0 1 vcc.sym
{
T 60900 38500 5 8 0 0 0 6 1
footprint=none
T 60900 38300 5 8 0 0 0 6 1
symversion=1.0
T 60900 36800 5 10 0 1 0 6 1
net=3V3:1
T 60700 36800 5 10 1 1 0 6 1
value=3V3
}
N 60800 36800 61100 36800 4
N 62000 36800 62300 36800 4
C 62000 36300 1 0 1 io-1.sym
{
T 61100 36500 5 10 0 0 0 6 1
net=IO_39:1
T 61800 36900 5 10 0 0 0 6 1
device=none
T 61100 36400 5 10 1 1 0 7 1
value=IO_39
}
C 64000 36300 1 0 0 io-1.sym
{
T 64900 36500 5 10 0 0 0 0 1
net=IO_42:1
T 64200 36900 5 10 0 0 0 0 1
device=none
T 64900 36400 5 10 1 1 0 1 1
value=IO_42
}
C 62000 35900 1 0 1 io-1.sym
{
T 61100 36100 5 10 0 0 0 6 1
net=IO_43:1
T 61800 36500 5 10 0 0 0 6 1
device=none
T 61100 36000 5 10 1 1 0 7 1
value=IO_43
}
C 64000 35900 1 0 0 io-1.sym
{
T 64900 36100 5 10 0 0 0 0 1
net=IO_44:1
T 64200 36500 5 10 0 0 0 0 1
device=none
T 64900 36000 5 10 1 1 0 1 1
value=IO_44
}
C 62000 35500 1 0 1 io-1.sym
{
T 61100 35700 5 10 0 0 0 6 1
net=IO_46:1
T 61800 36100 5 10 0 0 0 6 1
device=none
T 61100 35600 5 10 1 1 0 7 1
value=IO_46
}
C 64000 35500 1 0 0 io-1.sym
{
T 64900 35700 5 10 0 0 0 0 1
net=IO_49:1
T 64200 36100 5 10 0 0 0 0 1
device=none
T 64900 35600 5 10 1 1 0 1 1
value=IO_49
}
C 62000 35100 1 0 1 io-1.sym
{
T 61100 35300 5 10 0 0 0 6 1
net=IO_50:1
T 61800 35700 5 10 0 0 0 6 1
device=none
T 61100 35200 5 10 1 1 0 7 1
value=IO_50
}
C 64000 35100 1 0 0 io-1.sym
{
T 64900 35300 5 10 0 0 0 0 1
net=IO_51:1
T 64200 35700 5 10 0 0 0 0 1
device=none
T 64900 35200 5 10 1 1 0 1 1
value=IO_51
}
C 62200 40900 1 0 1 io-1.sym
{
T 61300 41100 5 10 0 0 0 6 1
net=IO_58:1
T 62000 41500 5 10 0 0 0 6 1
device=none
T 61300 41000 5 10 1 1 0 7 1
value=IO_58
}
C 62000 34700 1 0 1 io-1.sym
{
T 61100 34900 5 10 0 0 0 6 1
net=IO_59:1
T 61800 35300 5 10 0 0 0 6 1
device=none
T 61100 34800 5 10 1 1 0 7 1
value=IO_59
}
C 64000 34700 1 0 0 io-1.sym
{
T 64900 34900 5 10 0 0 0 0 1
net=IO_60:1
T 64200 35300 5 10 0 0 0 0 1
device=none
T 64900 34800 5 10 1 1 0 1 1
value=IO_60
}
C 62000 34300 1 0 1 io-1.sym
{
T 61100 34500 5 10 0 0 0 6 1
net=IO_64:1
T 61800 34900 5 10 0 0 0 6 1
device=none
T 61100 34400 5 10 1 1 0 7 1
value=IO_64
}
C 64000 34300 1 0 0 io-1.sym
{
T 64900 34500 5 10 0 0 0 0 1
net=IO_65:1
T 64200 34900 5 10 0 0 0 0 1
device=none
T 64900 34400 5 10 1 1 0 1 1
value=IO_65
}
C 62000 33900 1 0 1 io-1.sym
{
T 61100 34100 5 10 0 0 0 6 1
net=IO_66:1
T 61800 34500 5 10 0 0 0 6 1
device=none
T 61100 34000 5 10 1 1 0 7 1
value=IO_66
}
C 64000 33900 1 0 0 io-1.sym
{
T 64900 34100 5 10 0 0 0 0 1
net=IO_67:1
T 64200 34500 5 10 0 0 0 0 1
device=none
T 64900 34000 5 10 1 1 0 1 1
value=IO_67
}
C 62000 33500 1 0 1 io-1.sym
{
T 61100 33700 5 10 0 0 0 6 1
net=IO_68:1
T 61800 34100 5 10 0 0 0 6 1
device=none
T 61100 33600 5 10 1 1 0 7 1
value=IO_68
}
C 64000 33500 1 0 0 io-1.sym
{
T 64900 33700 5 10 0 0 0 0 1
net=IO_69:1
T 64200 34100 5 10 0 0 0 0 1
device=none
T 64900 33600 5 10 1 1 0 1 1
value=IO_69
}
C 62000 33100 1 0 1 io-1.sym
{
T 61100 33300 5 10 0 0 0 6 1
net=IO_71:1
T 61800 33700 5 10 0 0 0 6 1
device=none
T 61100 33200 5 10 1 1 0 7 1
value=IO_71
}
C 64000 33100 1 0 0 io-1.sym
{
T 64900 33300 5 10 0 0 0 0 1
net=IO_72:1
T 64200 33700 5 10 0 0 0 0 1
device=none
T 64900 33200 5 10 1 1 0 1 1
value=IO_72
}
N 64000 33200 63700 33200 4
N 62000 33200 62300 33200 4
N 64000 33600 63700 33600 4
N 62000 33600 62300 33600 4
N 64000 34000 63700 34000 4
N 62000 34000 62300 34000 4
N 64000 34400 63700 34400 4
N 62000 34400 62300 34400 4
N 64000 34800 63700 34800 4
N 62000 34800 62300 34800 4
N 64000 36000 63700 36000 4
N 62000 36000 62300 36000 4
C 64600 41700 1 180 0 resistor-2.sym
{
T 64200 41350 5 10 0 0 180 0 1
device=RESISTOR
T 64600 41700 5 10 0 1 90 0 1
footprint=0603
T 63800 41900 5 10 1 1 180 6 1
refdes=R11
T 64500 41900 5 10 1 1 180 0 1
value=3k3
}
C 63400 41500 1 0 1 led-2.sym
{
T 63300 42100 5 10 0 0 0 6 1
device=LED
T 63400 41500 5 10 0 1 90 2 1
footprint=0603
T 63000 41300 5 10 1 1 180 2 1
refdes=D2
}
C 64600 41100 1 180 0 resistor-2.sym
{
T 64200 40750 5 10 0 0 180 0 1
device=RESISTOR
T 64600 41100 5 10 0 1 90 0 1
footprint=0603
T 63800 41300 5 10 1 1 180 6 1
refdes=R12
T 64500 41300 5 10 1 1 180 0 1
value=3k3
}
C 63400 40900 1 0 1 led-2.sym
{
T 63300 41500 5 10 0 0 0 6 1
device=LED
T 63400 40900 5 10 0 1 90 2 1
footprint=0603
T 63000 40700 5 10 1 1 180 2 1
refdes=D3
}
C 64800 41600 1 0 0 vcc.sym
{
T 64800 43300 5 8 0 0 0 0 1
footprint=none
T 64800 43100 5 8 0 0 0 0 1
symversion=1.0
T 64800 41600 5 10 0 1 0 0 1
net=3V3:1
T 65000 41600 5 10 1 1 0 0 1
value=3V3
}
N 62500 41600 62200 41600 4
N 63700 41600 63400 41600 4
N 64900 41600 64600 41600 4
N 62500 41000 62200 41000 4
N 63700 41000 63400 41000 4
C 64800 41000 1 0 0 vcc.sym
{
T 64800 42700 5 8 0 0 0 0 1
footprint=none
T 64800 42500 5 8 0 0 0 0 1
symversion=1.0
T 64800 41000 5 10 0 1 0 0 1
net=3V3:1
T 65000 41000 5 10 1 1 0 0 1
value=3V3
}
N 64900 41000 64600 41000 4
