{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511158771001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511158771001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 14:19:30 2017 " "Processing started: Mon Nov 20 14:19:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511158771001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511158771001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift_Register -c Shift_Register " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift_Register -c Shift_Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511158771001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511158771298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "D:/16021019/Test08/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.v" "" { Text "D:/16021019/Test08/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Reg " "Found entity 1: Shift_Reg" {  } { { "Shift_Reg.v" "" { Text "D:/16021019/Test08/Shift_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511158771344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511158771360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511158771360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511158771376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Reg Shift_Reg:inst " "Elaborating entity \"Shift_Reg\" for hierarchy \"Shift_Reg:inst\"" {  } { { "block.bdf" "inst" { Schematic "D:/16021019/Test08/block.bdf" { { 128 520 696 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511158771391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Frequency_Divider:inst6 " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Frequency_Divider:inst6\"" {  } { { "block.bdf" "inst6" { Schematic "D:/16021019/Test08/block.bdf" { { 128 272 456 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511158771391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[7\] GND " "Pin \"Dout\[7\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[6\] GND " "Pin \"Dout\[6\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[5\] GND " "Pin \"Dout\[5\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[4\] GND " "Pin \"Dout\[4\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[3\] GND " "Pin \"Dout\[3\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[2\] GND " "Pin \"Dout\[2\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[1\] GND " "Pin \"Dout\[1\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[0\] GND " "Pin \"Dout\[0\]\" is stuck at GND" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 704 880 168 "Dout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511158771750 "|block|Dout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511158771750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511158771750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511158771859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50mhz " "No output dependent on input pin \"clk_50mhz\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 152 104 272 168 "clk_50mhz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|clk_50mhz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LorR " "No output dependent on input pin \"LorR\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 272 256 424 288 "LorR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|LorR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 288 256 424 304 "en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[7\] " "No output dependent on input pin \"Din\[7\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[6\] " "No output dependent on input pin \"Din\[6\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[5\] " "No output dependent on input pin \"Din\[5\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[4\] " "No output dependent on input pin \"Din\[4\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[3\] " "No output dependent on input pin \"Din\[3\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[2\] " "No output dependent on input pin \"Din\[2\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[1\] " "No output dependent on input pin \"Din\[1\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[0\] " "No output dependent on input pin \"Din\[0\]\"" {  } { { "block.bdf" "" { Schematic "D:/16021019/Test08/block.bdf" { { 256 256 424 272 "Din" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511158771875 "|block|Din[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511158771875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511158771890 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511158771890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511158771890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511158771906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 14:19:31 2017 " "Processing ended: Mon Nov 20 14:19:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511158771906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511158771906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511158771906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511158771906 ""}
