(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2013-11-19T17:43:42Z")
 (DESIGN "PSoC_Datalogger_SMS")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PSoC_Datalogger_SMS")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT PM.ctw_int isr_1.interrupt (9.839:9.839:9.839))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:I2C_0\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:NEO_RTC_INT1\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:RX_Pin\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:RX_RTS_n\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:TX_CTS_n\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:nrstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ultrasonic_uart_rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:isr_RX\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:isr_RX_RTSn\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\NEOMOTE_1\:isr_rtc_int1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_byte_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_byte_ultrasonic_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_solinst_byte_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_timer.clock (0.000:0.000:0.000))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_ultrasonic\:BUART\:rx_state_0\\.main_10 (2.803:2.803:2.803))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_ultrasonic\:BUART\:rx_state_2\\.main_9 (2.800:2.800:2.800))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_ultrasonic\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_ultrasonic\:BUART\:rx_state_0\\.main_9 (2.799:2.799:2.799))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_ultrasonic\:BUART\:rx_state_2\\.main_8 (2.787:2.787:2.787))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_ultrasonic\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_5 (2.822:2.822:2.822))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_ultrasonic\:BUART\:rx_state_0\\.main_8 (2.822:2.822:2.822))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_ultrasonic\:BUART\:rx_state_2\\.main_7 (2.783:2.783:2.783))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_ultrasonic\:BUART\:rx_state_3\\.main_5 (2.822:2.822:2.822))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (3.198:3.198:3.198))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (3.198:3.198:3.198))
    (INTERCONNECT MODIN1_0.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_postpoll\\.main_2 (3.198:3.198:3.198))
    (INTERCONNECT MODIN1_0.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_7 (3.793:3.793:3.793))
    (INTERCONNECT MODIN1_0.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_7 (4.491:4.491:4.491))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (3.177:3.177:3.177))
    (INTERCONNECT MODIN1_1.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_postpoll\\.main_1 (3.177:3.177:3.177))
    (INTERCONNECT MODIN1_1.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_6 (5.389:5.389:5.389))
    (INTERCONNECT MODIN1_1.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_6 (5.917:5.917:5.917))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_4 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_7 (2.551:2.551:2.551))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_4 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_10 (2.558:2.558:2.558))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_4 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_9 (2.558:2.558:2.558))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_4 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_7 (2.558:2.558:2.558))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_5 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_6 (2.571:2.571:2.571))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_5 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_9 (2.582:2.582:2.582))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_5 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_8 (2.582:2.582:2.582))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_5 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_6 (2.582:2.582:2.582))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_6 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_5 (2.700:2.700:2.700))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_6 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_8 (2.727:2.727:2.727))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_6 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_7 (2.727:2.727:2.727))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_6 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_5 (2.727:2.727:2.727))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (3.182:3.182:3.182))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (3.182:3.182:3.182))
    (INTERCONNECT MODIN5_0.q \\uart\:BUART\:rx_postpoll\\.main_2 (3.182:3.182:3.182))
    (INTERCONNECT MODIN5_0.q \\uart\:BUART\:rx_state_0\\.main_7 (4.514:4.514:4.514))
    (INTERCONNECT MODIN5_0.q \\uart\:BUART\:rx_status_3\\.main_7 (4.514:4.514:4.514))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.307:2.307:2.307))
    (INTERCONNECT MODIN5_1.q \\uart\:BUART\:rx_postpoll\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT MODIN5_1.q \\uart\:BUART\:rx_state_0\\.main_6 (3.233:3.233:3.233))
    (INTERCONNECT MODIN5_1.q \\uart\:BUART\:rx_status_3\\.main_6 (3.233:3.233:3.233))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart\:BUART\:rx_load_fifo\\.main_7 (3.117:3.117:3.117))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart\:BUART\:rx_state_0\\.main_10 (3.117:3.117:3.117))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart\:BUART\:rx_state_2\\.main_9 (2.253:2.253:2.253))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart\:BUART\:rx_state_3\\.main_7 (2.253:2.253:2.253))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart\:BUART\:rx_load_fifo\\.main_6 (3.135:3.135:3.135))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart\:BUART\:rx_state_0\\.main_9 (3.135:3.135:3.135))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart\:BUART\:rx_state_2\\.main_8 (2.273:2.273:2.273))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart\:BUART\:rx_state_3\\.main_6 (2.273:2.273:2.273))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart\:BUART\:rx_load_fifo\\.main_5 (3.118:3.118:3.118))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart\:BUART\:rx_state_0\\.main_8 (3.118:3.118:3.118))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart\:BUART\:rx_state_2\\.main_7 (2.260:2.260:2.260))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart\:BUART\:rx_state_3\\.main_5 (2.260:2.260:2.260))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_0.q \\uart_ultrasonic\:BUART\:rx_postpoll\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_0.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_7 (3.205:3.205:3.205))
    (INTERCONNECT MODIN9_0.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_7 (3.205:3.205:3.205))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (2.310:2.310:2.310))
    (INTERCONNECT MODIN9_1.q \\uart_ultrasonic\:BUART\:rx_postpoll\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT MODIN9_1.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_6 (3.209:3.209:3.209))
    (INTERCONNECT MODIN9_1.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_6 (3.209:3.209:3.209))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxSts\\.interrupt isr_byte_rx.interrupt (7.006:7.006:7.006))
    (INTERCONNECT Net_403.q uart_tx\(0\).pin_input (5.352:5.352:5.352))
    (INTERCONNECT uart_rx\(0\).fb MODIN5_0.main_0 (5.579:5.579:5.579))
    (INTERCONNECT uart_rx\(0\).fb MODIN5_1.main_0 (5.579:5.579:5.579))
    (INTERCONNECT uart_rx\(0\).fb \\uart\:BUART\:rx_last\\.main_0 (5.579:5.579:5.579))
    (INTERCONNECT uart_rx\(0\).fb \\uart\:BUART\:rx_postpoll\\.main_0 (5.579:5.579:5.579))
    (INTERCONNECT uart_rx\(0\).fb \\uart\:BUART\:rx_state_0\\.main_0 (4.734:4.734:4.734))
    (INTERCONNECT uart_rx\(0\).fb \\uart\:BUART\:rx_state_2\\.main_0 (5.622:5.622:5.622))
    (INTERCONNECT uart_rx\(0\).fb \\uart\:BUART\:rx_status_3\\.main_0 (4.734:4.734:4.734))
    (INTERCONNECT \\timer\:TimerUDB\:nrstSts\:stsreg\\.interrupt isr_timer.interrupt (5.474:5.474:5.474))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb MODIN9_0.main_2 (6.284:6.284:6.284))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb MODIN9_1.main_2 (6.284:6.284:6.284))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb \\uart_ultrasonic\:BUART\:rx_last\\.main_0 (6.284:6.284:6.284))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb \\uart_ultrasonic\:BUART\:rx_postpoll\\.main_0 (6.284:6.284:6.284))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb \\uart_ultrasonic\:BUART\:rx_state_0\\.main_5 (5.155:5.155:5.155))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb \\uart_ultrasonic\:BUART\:rx_state_2\\.main_5 (5.558:5.558:5.558))
    (INTERCONNECT ultrasonic_uart_rx\(0\).fb \\uart_ultrasonic\:BUART\:rx_status_3\\.main_5 (5.155:5.155:5.155))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxSts\\.interrupt isr_byte_ultrasonic_rx.interrupt (6.540:6.540:6.540))
    (INTERCONNECT Net_634.q uart_solinst_tx\(0\).pin_input (5.846:5.846:5.846))
    (INTERCONNECT uart_solinst_rx\(0\).fb \\uart_solinst\:BUART\:pollcount_0\\.main_2 (8.008:8.008:8.008))
    (INTERCONNECT uart_solinst_rx\(0\).fb \\uart_solinst\:BUART\:pollcount_1\\.main_3 (8.008:8.008:8.008))
    (INTERCONNECT uart_solinst_rx\(0\).fb \\uart_solinst\:BUART\:rx_last\\.main_0 (10.436:10.436:10.436))
    (INTERCONNECT uart_solinst_rx\(0\).fb \\uart_solinst\:BUART\:rx_postpoll\\.main_1 (8.027:8.027:8.027))
    (INTERCONNECT uart_solinst_rx\(0\).fb \\uart_solinst\:BUART\:rx_state_2_split\\.main_10 (10.436:10.436:10.436))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxSts\\.interrupt isr_solinst_byte_rx.interrupt (5.038:5.038:5.038))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.fb \\NEOMOTE_1\:I2C_0\:I2C_FF\\.scl_in (9.267:9.267:9.267))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.fb \\NEOMOTE_1\:I2C_0\:I2C_FF\\.sda_in (9.308:9.308:9.308))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0\:I2C_FF\\.scl_out \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.pin_input (8.027:8.027:8.027))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0\:I2C_FF\\.interrupt \\NEOMOTE_1\:I2C_0\:I2C_IRQ\\.interrupt (9.693:9.693:9.693))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0\:I2C_FF\\.sda_out \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.pin_input (8.706:8.706:8.706))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.pad_out \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.pad_out \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:Net_176\\.q \\NEOMOTE_1\:TX_Pin\(0\)\\.pin_input (8.772:8.772:8.772))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb MODIN1_0.main_2 (5.856:5.856:5.856))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb MODIN1_1.main_2 (5.856:5.856:5.856))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_last\\.main_0 (5.278:5.278:5.278))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_postpoll\\.main_0 (5.856:5.856:5.856))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_5 (5.286:5.286:5.286))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_5 (5.286:5.286:5.286))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)\\.fb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_5 (5.278:5.278:5.278))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxSts\\.interrupt \\NEOMOTE_1\:isr_RX\\.interrupt (9.863:9.863:9.863))
    (INTERCONNECT \\NEOMOTE_1\:RX_RTS_n\\.interrupt \\NEOMOTE_1\:isr_RX_RTSn\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\NEOMOTE_1\:NEO_RTC_INT1\\.interrupt \\NEOMOTE_1\:isr_rtc_int1\\.interrupt (4.851:4.851:4.851))
    (INTERCONNECT \\NEOMOTE_1\:TX_Pin\(0\)\\.pad_out \\NEOMOTE_1\:TX_Pin\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:counter_load_not\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.913:2.913:2.913))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_counter_load\\.main_0 (2.867:2.867:2.867))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_0 (2.867:2.867:2.867))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.main_0 (2.989:2.989:2.989))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_0 (2.867:2.867:2.867))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.912:3.912:3.912))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_2 (6.150:6.150:6.150))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_2 (9.221:9.221:9.221))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_2 (9.221:9.221:9.221))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_2 (9.221:9.221:9.221))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_2 (6.150:6.150:6.150))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.304:2.304:2.304))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_0 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.main_2 (2.848:2.848:2.848))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (2.843:2.843:2.843))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.843:2.843:2.843))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_1 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.main_1 (2.843:2.843:2.843))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.842:2.842:2.842))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.842:2.842:2.842))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.count_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.main_0 (2.842:2.842:2.842))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_counter_load\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.load (2.266:2.266:2.266))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_4\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_5\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_last\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_6 (2.224:2.224:2.224))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_4\\.main_0 (3.722:3.722:3.722))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.291:4.291:4.291))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_postpoll\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.290:2.290:2.290))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_counter_load\\.main_1 (2.873:2.873:2.873))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_1 (2.873:2.873:2.873))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_1 (3.001:3.001:3.001))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_1 (3.001:3.001:3.001))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_1 (3.001:3.001:3.001))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.main_1 (3.009:3.009:3.009))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_1 (2.873:2.873:2.873))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.798:3.798:3.798))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_counter_load\\.main_3 (3.906:3.906:3.906))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_4 (3.906:3.906:3.906))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_4 (4.568:4.568:4.568))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_4 (4.568:4.568:4.568))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_4 (4.568:4.568:4.568))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.main_3 (4.557:4.557:4.557))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_4 (3.906:3.906:3.906))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_counter_load\\.main_2 (3.005:3.005:3.005))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.main_3 (3.005:3.005:3.005))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.main_3 (2.999:2.999:2.999))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.main_3 (2.999:2.999:2.999))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.main_3 (2.999:2.999:2.999))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.main_2 (2.872:2.872:2.872))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.main_3 (3.005:3.005:3.005))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_5\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxSts\\.status_3 (2.261:2.261:2.261))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_4\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxSts\\.status_4 (2.863:2.863:2.863))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_5\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxSts\\.status_5 (2.245:2.245:2.245))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:counter_load_not\\.main_3 (3.088:3.088:3.088))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.main_4 (3.088:3.088:3.088))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.main_3 (3.885:3.885:3.885))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.main_3 (3.885:3.885:3.885))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.main_4 (3.088:3.088:3.088))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_5 (3.112:3.112:3.112))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk_enable_pre\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.main_4 (3.994:3.994:3.994))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.main_4 (3.994:3.994:3.994))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_6 (3.218:3.218:3.218))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxSts\\.status_1 (6.244:6.244:6.244))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.main_2 (4.659:4.659:4.659))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.main_2 (4.659:4.659:4.659))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxSts\\.status_3 (2.608:2.608:2.608))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_2\\.main_0 (2.615:2.615:2.615))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:counter_load_not\\.main_1 (3.061:3.061:3.061))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.950:2.950:2.950))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.main_1 (3.061:3.061:3.061))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.main_1 (3.061:3.061:3.061))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_2 (3.064:3.064:3.064))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:counter_load_not\\.main_0 (4.321:4.321:4.321))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.898:3.898:3.898))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.main_0 (4.321:4.321:4.321))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.main_0 (4.321:4.321:4.321))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_1 (4.876:4.876:4.876))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:counter_load_not\\.main_2 (4.151:4.151:4.151))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.main_3 (4.151:4.151:4.151))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.main_3 (4.151:4.151:4.151))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_4 (4.706:4.706:4.706))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_0\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxSts\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_status_2\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.q \\NEOMOTE_1\:Net_176\\.main_0 (5.483:5.483:5.483))
    (INTERCONNECT \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.q \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.main_0 (5.483:5.483:5.483))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\NEOMOTE_1\:UART_MOTE\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:Net_10\\.q \\emFile_1\:mosi0\(0\)\\.pin_input (6.324:6.324:6.324))
    (INTERCONNECT \\emFile_1\:miso0\(0\)\\.fb \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.route_si (6.239:6.239:6.239))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:Net_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:Net_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:mosi_from_dp_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\emFile_1\:SPI0\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:Net_1\\.q \\emFile_1\:Net_10\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\emFile_1\:Net_1\\.q \\emFile_1\:Net_1\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\emFile_1\:Net_22\\.q \\emFile_1\:Net_22\\.main_3 (3.774:3.774:3.774))
    (INTERCONNECT \\emFile_1\:Net_22\\.q \\emFile_1\:sclk0\(0\)\\.pin_input (6.624:6.624:6.624))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.q \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.enable (2.799:2.799:2.799))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.q \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_7 (3.338:3.338:3.338))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_7 (2.318:2.318:2.318))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.main_4 (3.357:3.357:3.357))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_8 (4.422:4.422:4.422))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_7 (4.437:4.437:4.437))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_4 (4.437:4.437:4.437))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_7 (3.338:3.338:3.338))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_7 (3.357:3.357:3.357))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_0 \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_7 (3.338:3.338:3.338))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_6 (3.701:3.701:3.701))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_6 (2.958:2.958:2.958))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.main_3 (3.696:3.696:3.696))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_7 (4.608:4.608:4.608))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_3 (4.610:4.610:4.610))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_6 (3.701:3.701:3.701))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_6 (3.696:3.696:3.696))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_1 \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_6 (3.701:3.701:3.701))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_5 (3.542:3.542:3.542))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_5 (2.633:2.633:2.633))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.main_2 (3.558:3.558:3.558))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_6 (4.623:4.623:4.623))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_6 (4.633:4.633:4.633))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_2 (4.633:4.633:4.633))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_5 (3.542:3.542:3.542))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_5 (3.558:3.558:3.558))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_2 \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_5 (3.542:3.542:3.542))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_4 (3.545:3.545:3.545))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_4 (2.665:2.665:2.665))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.main_1 (3.558:3.558:3.558))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_5 (4.622:4.622:4.622))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_5 (4.641:4.641:4.641))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_1 (4.641:4.641:4.641))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_4 (3.545:3.545:3.545))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_4 (3.558:3.558:3.558))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_3 \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_4 (3.545:3.545:3.545))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_3 (4.865:4.865:4.865))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_3 (2.667:2.667:2.667))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.main_0 (4.315:4.315:4.315))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_4 (4.961:4.961:4.961))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_4 (4.975:4.975:4.975))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_3 (4.865:4.865:4.865))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_3 (4.315:4.315:4.315))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:BitCounter\\.count_4 \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_3 (4.865:4.865:4.865))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_8 (3.236:3.236:3.236))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_10 (3.885:3.885:3.885))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_9 (3.907:3.907:3.907))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_9 (3.236:3.236:3.236))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_9 (3.242:3.242:3.242))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.q \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_9 (3.236:3.236:3.236))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:load_cond\\.q \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_8 (2.310:2.310:2.310))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.q \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.status_3 (6.144:6.144:6.144))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:load_rx_data\\.q \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_load (6.135:6.135:6.135))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\emFile_1\:SPI0\:BSPIM\:mosi_from_dp_reg\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_3 (3.253:3.253:3.253))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_3 (3.222:3.222:3.222))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_3 (3.244:3.244:3.244))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_from_dp_reg\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.q \\emFile_1\:Net_10\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_9 (8.208:8.208:8.208))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_8 (7.652:7.652:7.652))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg\\.main_0 (6.159:6.159:6.159))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg\\.main_1 (6.218:6.218:6.218))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:RxStsReg\\.status_4 (3.241:3.241:3.241))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.main_5 (3.239:3.239:3.239))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\emFile_1\:SPI0\:BSPIM\:RxStsReg\\.status_5 (2.920:2.920:2.920))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:rx_status_6\\.q \\emFile_1\:SPI0\:BSPIM\:RxStsReg\\.status_6 (4.194:4.194:4.194))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:Net_10\\.main_2 (4.344:4.344:4.344))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:Net_1\\.main_2 (4.702:4.702:4.702))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:Net_22\\.main_2 (4.702:4.702:4.702))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.main_2 (4.702:4.702:4.702))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_2 (4.998:4.998:4.998))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_2 (4.702:4.702:4.702))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_2 (4.344:4.344:4.344))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_2 (5.082:5.082:5.082))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_2 (5.098:5.098:5.098))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (3.609:3.609:3.609))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_2 (4.998:4.998:4.998))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_2 (4.428:4.428:4.428))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_2 (4.998:4.998:4.998))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_0\\.main_2 (4.428:4.428:4.428))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_0\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_4\\.main_2 (4.428:4.428:4.428))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:Net_10\\.main_1 (8.294:8.294:8.294))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:Net_1\\.main_1 (8.283:8.283:8.283))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:Net_22\\.main_1 (7.573:7.573:7.573))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.main_1 (7.573:7.573:7.573))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_1 (8.283:8.283:8.283))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_1 (8.294:8.294:8.294))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_1 (4.486:4.486:4.486))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_1 (5.174:5.174:5.174))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (5.520:5.520:5.520))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_1 (4.941:4.941:4.941))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_0\\.main_1 (4.941:4.941:4.941))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_1\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_4\\.main_1 (4.941:4.941:4.941))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:Net_10\\.main_0 (4.183:4.183:4.183))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:Net_1\\.main_0 (4.388:4.388:4.388))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:Net_22\\.main_0 (4.387:4.387:4.387))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:cnt_enable\\.main_0 (4.387:4.387:4.387))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:ld_ident\\.main_0 (3.267:3.267:3.267))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:load_cond\\.main_0 (4.388:4.388:4.388))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_hs_reg\\.main_0 (4.183:4.183:4.183))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split\\.main_0 (4.168:4.168:4.168))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:mosi_pre_reg_split_1\\.main_0 (4.218:4.218:4.218))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (3.296:3.296:3.296))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_0 (3.267:3.267:3.267))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_0 (3.301:3.301:3.301))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_0 (3.267:3.267:3.267))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_0\\.main_0 (3.301:3.301:3.301))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:state_2\\.q \\emFile_1\:SPI0\:BSPIM\:tx_status_4\\.main_0 (3.301:3.301:3.301))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:tx_status_0\\.q \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.status_1 (6.673:6.673:6.673))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:state_0\\.main_8 (5.082:5.082:5.082))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:state_1\\.main_8 (5.016:5.016:5.016))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\emFile_1\:SPI0\:BSPIM\:state_2\\.main_8 (5.082:5.082:5.082))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\emFile_1\:SPI0\:BSPIM\:tx_status_4\\.q \\emFile_1\:SPI0\:BSPIM\:TxStsReg\\.status_4 (4.200:4.200:4.200))
    (INTERCONNECT \\emFile_1\:mosi0\(0\)\\.pad_out \\emFile_1\:mosi0\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:sclk0\(0\)\\.pad_out \\emFile_1\:sclk0\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.control_7 \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.326:2.326:2.326))
    (INTERCONNECT \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.control_7 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (3.411:3.411:3.411))
    (INTERCONNECT \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.control_7 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.416:3.416:3.416))
    (INTERCONNECT \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.control_7 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (5.267:5.267:5.267))
    (INTERCONNECT \\timer\:TimerUDB\:sCTRLReg\:AsyncCtl\:ctrlreg\\.control_7 \\timer\:TimerUDB\:status_tc\\.main_0 (5.818:5.818:5.818))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.481:4.481:4.481))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.563:3.563:3.563))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (3.828:3.828:3.828))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.920:2.920:2.920))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\timer\:TimerUDB\:status_tc\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\timer\:TimerUDB\:nrstSts\:stsreg\\.status_2 (2.296:2.296:2.296))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\timer\:TimerUDB\:nrstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\timer\:TimerUDB\:status_tc\\.q \\timer\:TimerUDB\:nrstSts\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\uart\:BUART\:counter_load_not\\.q \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.233:2.233:2.233))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_counter_load\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_load_fifo\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_state_0\\.main_1 (3.143:3.143:3.143))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_state_2\\.main_1 (2.240:2.240:2.240))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_state_3\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_state_stop1_reg\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:rx_status_3\\.main_1 (3.143:3.143:3.143))
    (INTERCONNECT \\uart\:BUART\:rx_address_detected\\.q \\uart\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.073:4.073:4.073))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:rx_load_fifo\\.main_2 (5.831:5.831:5.831))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:rx_state_0\\.main_3 (5.831:5.831:5.831))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:rx_state_2\\.main_3 (2.538:2.538:2.538))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:rx_state_3\\.main_2 (2.538:2.538:2.538))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:rx_status_3\\.main_3 (5.831:5.831:5.831))
    (INTERCONNECT \\uart\:BUART\:rx_bitclk_enable\\.q \\uart\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.338:5.338:5.338))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_0 \\uart\:BUART\:rx_bitclk_enable\\.main_2 (2.247:2.247:2.247))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (4.030:4.030:4.030))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (4.030:4.030:4.030))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_1 \\uart\:BUART\:rx_bitclk_enable\\.main_1 (2.538:2.538:2.538))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (4.027:4.027:4.027))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (4.027:4.027:4.027))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxBitCounter\\.count_2 \\uart\:BUART\:rx_bitclk_enable\\.main_0 (2.533:2.533:2.533))
    (INTERCONNECT \\uart\:BUART\:rx_counter_load\\.q \\uart\:BUART\:sRX\:RxBitCounter\\.load (2.250:2.250:2.250))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\uart\:BUART\:rx_status_4\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\uart\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\uart\:BUART\:rx_status_5\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\uart\:BUART\:rx_last\\.q \\uart\:BUART\:rx_state_2\\.main_6 (3.637:3.637:3.637))
    (INTERCONNECT \\uart\:BUART\:rx_load_fifo\\.q \\uart\:BUART\:rx_status_4\\.main_0 (4.037:4.037:4.037))
    (INTERCONNECT \\uart\:BUART\:rx_load_fifo\\.q \\uart\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.413:5.413:5.413))
    (INTERCONNECT \\uart\:BUART\:rx_postpoll\\.q \\uart\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.298:2.298:2.298))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_counter_load\\.main_1 (3.176:3.176:3.176))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_load_fifo\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_state_0\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_state_2\\.main_2 (3.176:3.176:3.176))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_state_3\\.main_1 (3.176:3.176:3.176))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_state_stop1_reg\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:rx_status_3\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\uart\:BUART\:rx_state_0\\.q \\uart\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.206:3.206:3.206))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_counter_load\\.main_3 (3.022:3.022:3.022))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_load_fifo\\.main_4 (4.308:4.308:4.308))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_state_0\\.main_5 (4.308:4.308:4.308))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_state_2\\.main_5 (3.022:3.022:3.022))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_state_3\\.main_4 (3.022:3.022:3.022))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_state_stop1_reg\\.main_3 (4.308:4.308:4.308))
    (INTERCONNECT \\uart\:BUART\:rx_state_2\\.q \\uart\:BUART\:rx_status_3\\.main_5 (4.308:4.308:4.308))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_counter_load\\.main_2 (2.236:2.236:2.236))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_load_fifo\\.main_3 (3.138:3.138:3.138))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_state_0\\.main_4 (3.138:3.138:3.138))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_state_2\\.main_4 (2.236:2.236:2.236))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_state_3\\.main_3 (2.236:2.236:2.236))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_state_stop1_reg\\.main_2 (3.138:3.138:3.138))
    (INTERCONNECT \\uart\:BUART\:rx_state_3\\.q \\uart\:BUART\:rx_status_3\\.main_4 (3.138:3.138:3.138))
    (INTERCONNECT \\uart\:BUART\:rx_state_stop1_reg\\.q \\uart\:BUART\:rx_status_5\\.main_1 (2.896:2.896:2.896))
    (INTERCONNECT \\uart\:BUART\:rx_status_3\\.q \\uart\:BUART\:sRX\:RxSts\\.status_3 (5.282:5.282:5.282))
    (INTERCONNECT \\uart\:BUART\:rx_status_4\\.q \\uart\:BUART\:sRX\:RxSts\\.status_4 (4.525:4.525:4.525))
    (INTERCONNECT \\uart\:BUART\:rx_status_5\\.q \\uart\:BUART\:sRX\:RxSts\\.status_5 (2.925:2.925:2.925))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:counter_load_not\\.main_3 (4.675:4.675:4.675))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:tx_state_0\\.main_4 (3.813:3.813:3.813))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:tx_state_1\\.main_3 (7.236:7.236:7.236))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:tx_state_2\\.main_3 (7.236:7.236:7.236))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:tx_status_0\\.main_4 (3.813:3.813:3.813))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk\\.q \\uart\:BUART\:txn\\.main_5 (4.675:4.675:4.675))
    (INTERCONNECT \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart\:BUART\:tx_bitclk\\.main_0 (2.840:2.840:2.840))
    (INTERCONNECT \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.840:2.840:2.840))
    (INTERCONNECT \\uart\:BUART\:tx_bitclk_enable_pre\\.q \\uart\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.296:2.296:2.296))
    (INTERCONNECT \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart\:BUART\:tx_state_1\\.main_4 (7.263:7.263:7.263))
    (INTERCONNECT \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart\:BUART\:tx_state_2\\.main_4 (7.263:7.263:7.263))
    (INTERCONNECT \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart\:BUART\:txn\\.main_6 (5.390:5.390:5.390))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart\:BUART\:sTX\:TxSts\\.status_1 (4.545:4.545:4.545))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart\:BUART\:tx_state_0\\.main_2 (3.488:3.488:3.488))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart\:BUART\:tx_status_0\\.main_2 (3.488:3.488:3.488))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart\:BUART\:sTX\:TxSts\\.status_3 (2.587:2.587:2.587))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart\:BUART\:tx_status_2\\.main_0 (2.592:2.592:2.592))
    (INTERCONNECT \\uart\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\uart\:BUART\:txn\\.main_3 (2.893:2.893:2.893))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:counter_load_not\\.main_1 (7.091:7.091:7.091))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.151:4.151:4.151))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:tx_state_0\\.main_1 (6.224:6.224:6.224))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:tx_state_1\\.main_1 (8.662:8.662:8.662))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:tx_state_2\\.main_1 (8.662:8.662:8.662))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:tx_status_0\\.main_1 (6.224:6.224:6.224))
    (INTERCONNECT \\uart\:BUART\:tx_state_0\\.q \\uart\:BUART\:txn\\.main_2 (7.091:7.091:7.091))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:counter_load_not\\.main_0 (6.582:6.582:6.582))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.630:7.630:7.630))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:tx_state_0\\.main_0 (7.621:7.621:7.621))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:tx_state_1\\.main_0 (3.311:3.311:3.311))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:tx_state_2\\.main_0 (3.311:3.311:3.311))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:tx_status_0\\.main_0 (7.621:7.621:7.621))
    (INTERCONNECT \\uart\:BUART\:tx_state_1\\.q \\uart\:BUART\:txn\\.main_1 (6.582:6.582:6.582))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:counter_load_not\\.main_2 (7.324:7.324:7.324))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:tx_state_0\\.main_3 (8.197:8.197:8.197))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:tx_state_1\\.main_2 (5.486:5.486:5.486))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:tx_state_2\\.main_2 (5.486:5.486:5.486))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:tx_status_0\\.main_3 (8.197:8.197:8.197))
    (INTERCONNECT \\uart\:BUART\:tx_state_2\\.q \\uart\:BUART\:txn\\.main_4 (7.324:7.324:7.324))
    (INTERCONNECT \\uart\:BUART\:tx_status_0\\.q \\uart\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\uart\:BUART\:tx_status_2\\.q \\uart\:BUART\:sTX\:TxSts\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\uart\:BUART\:txn\\.q Net_403.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\uart\:BUART\:txn\\.q \\uart\:BUART\:txn\\.main_0 (2.680:2.680:2.680))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\uart\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_addr_match_status\\.main_2 (2.614:2.614:2.614))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_address_detected\\.main_2 (3.799:3.799:3.799))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_load_fifo\\.main_0 (3.896:3.896:3.896))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_2 (4.813:4.813:4.813))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_2 (3.900:3.900:3.900))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_markspace_status\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_state_2_split\\.main_0 (3.812:3.812:3.812))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_2 (3.799:3.799:3.799))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_state_3_split\\.main_2 (3.887:3.887:3.887))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_status_0\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_5 \\uart_solinst\:BUART\:rx_status_6\\.main_2 (2.614:2.614:2.614))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_addr_match_status\\.main_1 (3.128:3.128:3.128))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_address_detected\\.main_1 (3.878:3.878:3.878))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_1 (4.974:4.974:4.974))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_1 (4.060:4.060:4.060))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_markspace_status\\.main_1 (3.147:3.147:3.147))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_1 (3.994:3.994:3.994))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_state_3_split\\.main_1 (4.065:4.065:4.065))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_status_0\\.main_1 (3.147:3.147:3.147))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_6 \\uart_solinst\:BUART\:rx_status_6\\.main_1 (3.128:3.128:3.128))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_addr_match_status\\.main_0 (2.793:2.793:2.793))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_address_detected\\.main_0 (3.814:3.814:3.814))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_0 (4.806:4.806:4.806))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_markspace_pre\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_0 (3.895:3.895:3.895))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_markspace_status\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_0 (3.816:3.816:3.816))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_state_3_split\\.main_0 (3.887:3.887:3.887))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_status_0\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\uart_solinst\:BUART\:sCR\:AsyncCtl\:CtrlReg\\.control_7 \\uart_solinst\:BUART\:rx_status_6\\.main_0 (2.793:2.793:2.793))
    (INTERCONNECT \\uart_solinst\:BUART\:counter_load_not\\.q \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\uart_solinst\:BUART\:pollcount_0\\.q \\uart_solinst\:BUART\:pollcount_0\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\uart_solinst\:BUART\:pollcount_0\\.q \\uart_solinst\:BUART\:pollcount_1\\.main_4 (2.593:2.593:2.593))
    (INTERCONNECT \\uart_solinst\:BUART\:pollcount_0\\.q \\uart_solinst\:BUART\:rx_postpoll\\.main_2 (2.598:2.598:2.598))
    (INTERCONNECT \\uart_solinst\:BUART\:pollcount_1\\.q \\uart_solinst\:BUART\:pollcount_1\\.main_2 (4.176:4.176:4.176))
    (INTERCONNECT \\uart_solinst\:BUART\:pollcount_1\\.q \\uart_solinst\:BUART\:rx_postpoll\\.main_0 (3.600:3.600:3.600))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_addr_match_status\\.q \\uart_solinst\:BUART\:rx_status_6\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_address_detected\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_11 (7.277:7.277:7.277))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_address_detected\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_10 (5.640:5.640:5.640))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_address_detected\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_5 (2.617:2.617:2.617))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_address_detected\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_11 (5.070:5.070:5.070))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce0_comb \\uart_solinst\:BUART\:rx_addr_match_status\\.main_3 (4.188:4.188:4.188))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce0_comb \\uart_solinst\:BUART\:rx_address_detected\\.main_3 (4.238:4.238:4.238))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce0_comb \\uart_solinst\:BUART\:rx_load_fifo\\.main_1 (5.290:5.290:5.290))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce0_comb \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_3 (3.681:3.681:3.681))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce0_comb \\uart_solinst\:BUART\:rx_state_3_split\\.main_3 (5.279:5.279:5.279))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce1_comb \\uart_solinst\:BUART\:rx_addr_match_status\\.main_4 (4.652:4.652:4.652))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce1_comb \\uart_solinst\:BUART\:rx_address_detected\\.main_4 (3.743:3.743:3.743))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce1_comb \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_3 (6.998:6.998:6.998))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce1_comb \\uart_solinst\:BUART\:rx_state_2_split\\.main_1 (6.028:6.028:6.028))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.ce1_comb \\uart_solinst\:BUART\:rx_state_3_split\\.main_4 (7.049:7.049:7.049))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_addr_match_status\\.main_7 (6.245:6.245:6.245))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_7 (10.457:10.457:10.457))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_4 (4.640:4.640:4.640))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_6 (2.621:2.621:2.621))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_3 (6.646:6.646:6.646))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_5 (6.277:6.277:6.277))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_5 (6.646:6.646:6.646))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_2 (7.225:7.225:7.225))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_2 (10.442:10.442:10.442))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_4 (10.317:10.317:10.317))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_6 (8.606:8.606:8.606))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_7 (6.294:6.294:6.294))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_2 (7.225:7.225:7.225))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_bitclk_enable\\.q \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (8.717:8.717:8.717))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_0 \\uart_solinst\:BUART\:rx_bitclk_enable\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_1 \\uart_solinst\:BUART\:pollcount_0\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_1 \\uart_solinst\:BUART\:pollcount_1\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_1 \\uart_solinst\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_2 \\uart_solinst\:BUART\:pollcount_0\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_2 \\uart_solinst\:BUART\:pollcount_1\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_2 \\uart_solinst\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_11 (2.327:2.327:2.327))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_solinst\:BUART\:rx_state_0\\.main_8 (6.277:6.277:6.277))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_solinst\:BUART\:rx_state_2_split\\.main_9 (5.814:5.814:5.814))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_4 \\uart_solinst\:BUART\:rx_state_3\\.main_6 (6.277:6.277:6.277))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_solinst\:BUART\:rx_load_fifo\\.main_9 (3.493:3.493:3.493))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_solinst\:BUART\:rx_state_0\\.main_7 (4.822:4.822:4.822))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_11 (4.873:4.873:4.873))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_5 \\uart_solinst\:BUART\:rx_state_3\\.main_5 (4.822:4.822:4.822))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_load_fifo\\.main_8 (3.386:3.386:3.386))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_10 (2.644:2.644:2.644))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_state_0\\.main_6 (5.828:5.828:5.828))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_state_2_split\\.main_8 (5.916:5.916:5.916))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_10 (5.903:5.903:5.903))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.count_6 \\uart_solinst\:BUART\:rx_state_3\\.main_4 (5.828:5.828:5.828))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_counter_load\\.q \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.load (2.892:2.892:2.892))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\uart_solinst\:BUART\:rx_status_4\\.main_1 (2.942:2.942:2.942))
    (INTERCONNECT \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\uart_solinst\:BUART\:rx_status_5\\.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_last\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_11 (2.317:2.317:2.317))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_load_fifo\\.q \\uart_solinst\:BUART\:rx_status_4\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_load_fifo\\.q \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.843:3.843:3.843))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_load_fifo_split\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_11 (2.903:2.903:2.903))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_markspace_pre\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_7 (2.291:2.291:2.291))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_markspace_pre\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_9 (3.214:3.214:3.214))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_markspace_pre\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_8 (2.291:2.291:2.291))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_markspace_pre_split\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_8 (4.490:4.490:4.490))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_markspace_status\\.q \\uart_solinst\:BUART\:rx_status_0\\.main_3 (2.287:2.287:2.287))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_addr_match_status\\.main_5 (8.470:8.470:8.470))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_5 (6.874:6.874:6.874))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_counter_load\\.main_0 (3.581:3.581:3.581))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_2 (4.970:4.970:4.970))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_4 (4.795:4.795:4.795))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_1 (4.664:4.664:4.664))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_3 (3.578:3.578:3.578))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_3 (4.664:4.664:4.664))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_0 (4.645:4.645:4.645))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_0 (7.901:7.901:7.901))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_2 (6.925:6.925:6.925))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_4 (7.146:7.146:7.146))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_3\\.main_0 (4.645:4.645:4.645))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_5 (3.581:3.581:3.581))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_state_stop1_reg\\.main_0 (4.664:4.664:4.664))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_0 (4.645:4.645:4.645))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_parity_bit\\.q \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.334:7.334:7.334))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_8 (7.965:7.965:7.965))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_5 (4.997:4.997:4.997))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_7 (2.642:2.642:2.642))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_4 (5.130:5.130:5.130))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_6 (4.445:4.445:4.445))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_3 (5.118:5.118:5.118))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_3 (8.937:8.937:8.937))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_5 (7.980:7.980:7.980))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_7 (8.378:8.378:8.378))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_8 (4.051:4.051:4.051))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_3 (5.118:5.118:5.118))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_postpoll\\.q \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.route_si (9.343:9.343:9.343))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_addr_match_status\\.main_6 (3.221:3.221:3.221))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_6 (6.384:6.384:6.384))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_counter_load\\.main_1 (7.840:7.840:7.840))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_3 (7.866:7.866:7.866))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_5 (6.567:6.567:6.567))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_2 (3.222:3.222:3.222))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_4 (7.881:7.881:7.881))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_4 (3.222:3.222:3.222))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_1 (5.044:5.044:5.044))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_3 (6.429:6.429:6.429))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_5 (5.857:5.857:5.857))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_3\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_6 (7.840:7.840:7.840))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_state_stop1_reg\\.main_1 (3.222:3.222:3.222))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_0\\.q \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.049:5.049:5.049))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_addr_match_status\\.main_9 (5.563:5.563:5.563))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_10 (4.794:4.794:4.794))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_counter_load\\.main_3 (5.980:5.980:5.980))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_7 (5.999:5.999:5.999))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_9 (6.913:6.913:6.913))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_6 (4.717:4.717:4.717))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_8 (6.002:6.002:6.002))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_7 (4.717:4.717:4.717))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_5 (5.012:5.012:5.012))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_7 (4.235:4.235:4.235))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_9 (3.801:3.801:3.801))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_3\\.main_3 (5.012:5.012:5.012))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_10 (5.980:5.980:5.980))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_state_stop1_reg\\.main_3 (4.717:4.717:4.717))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_5 (5.012:5.012:5.012))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2_split\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_6 (2.297:2.297:2.297))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_2_split_1\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_7 (2.314:2.314:2.314))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_addr_match_status\\.main_8 (4.076:4.076:4.076))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_address_detected\\.main_9 (4.820:4.820:4.820))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_counter_load\\.main_2 (5.429:5.429:5.429))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_load_fifo\\.main_6 (7.674:7.674:7.674))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_load_fifo_split\\.main_8 (6.198:6.198:6.198))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_markspace_pre\\.main_5 (4.547:4.547:4.547))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_markspace_pre_split\\.main_7 (7.680:7.680:7.680))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_markspace_status\\.main_6 (4.547:4.547:4.547))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_0\\.main_4 (4.103:4.103:4.103))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_2\\.main_4 (5.163:5.163:5.163))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_2_split\\.main_6 (5.164:5.164:5.164))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_2_split_1\\.main_8 (6.173:6.173:6.173))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_3\\.main_2 (4.103:4.103:4.103))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_3_split\\.main_9 (5.429:5.429:5.429))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_state_stop1_reg\\.main_2 (4.547:4.547:4.547))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3\\.q \\uart_solinst\:BUART\:rx_status_3\\.main_4 (4.103:4.103:4.103))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_3_split\\.q \\uart_solinst\:BUART\:rx_state_3\\.main_7 (2.907:2.907:2.907))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_state_stop1_reg\\.q \\uart_solinst\:BUART\:rx_status_5\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_status_0\\.q \\uart_solinst\:BUART\:sRX\:RxSts\\.status_0 (4.186:4.186:4.186))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_status_3\\.q \\uart_solinst\:BUART\:sRX\:RxSts\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_status_4\\.q \\uart_solinst\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_status_5\\.q \\uart_solinst\:BUART\:sRX\:RxSts\\.status_5 (2.331:2.331:2.331))
    (INTERCONNECT \\uart_solinst\:BUART\:rx_status_6\\.q \\uart_solinst\:BUART\:sRX\:RxSts\\.status_6 (2.321:2.321:2.321))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:counter_load_not\\.main_3 (3.891:3.891:3.891))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:tx_state_0\\.main_4 (4.448:4.448:4.448))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:tx_state_1\\.main_3 (4.448:4.448:4.448))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:tx_state_2\\.main_3 (4.448:4.448:4.448))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:tx_status_0\\.main_4 (4.448:4.448:4.448))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk\\.q \\uart_solinst\:BUART\:txn\\.main_5 (3.891:3.891:3.891))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart_solinst\:BUART\:tx_bitclk\\.main_0 (3.228:3.228:3.228))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart_solinst\:BUART\:tx_bitclk_enable_pre\\.main_0 (3.238:3.238:3.238))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_bitclk_enable_pre\\.q \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_solinst\:BUART\:tx_state_1\\.main_4 (2.804:2.804:2.804))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_solinst\:BUART\:tx_state_2\\.main_4 (2.804:2.804:2.804))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_solinst\:BUART\:txn\\.main_6 (2.826:2.826:2.826))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_solinst\:BUART\:sTX\:TxSts\\.status_1 (4.197:4.197:4.197))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_solinst\:BUART\:tx_state_0\\.main_2 (4.140:4.140:4.140))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_solinst\:BUART\:tx_status_0\\.main_2 (4.140:4.140:4.140))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart_solinst\:BUART\:sTX\:TxSts\\.status_3 (2.616:2.616:2.616))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart_solinst\:BUART\:tx_status_2\\.main_0 (4.133:4.133:4.133))
    (INTERCONNECT \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\uart_solinst\:BUART\:txn\\.main_3 (2.895:2.895:2.895))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:counter_load_not\\.main_1 (2.602:2.602:2.602))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.511:3.511:3.511))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:tx_state_0\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:tx_state_1\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:tx_state_2\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:tx_status_0\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_0\\.q \\uart_solinst\:BUART\:txn\\.main_2 (2.602:2.602:2.602))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:counter_load_not\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.558:3.558:3.558))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:tx_state_0\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:tx_state_1\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:tx_state_2\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:tx_status_0\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_1\\.q \\uart_solinst\:BUART\:txn\\.main_1 (2.932:2.932:2.932))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:counter_load_not\\.main_2 (2.788:2.788:2.788))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:tx_state_0\\.main_3 (2.774:2.774:2.774))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:tx_state_1\\.main_2 (2.774:2.774:2.774))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:tx_state_2\\.main_2 (2.774:2.774:2.774))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:tx_status_0\\.main_3 (2.774:2.774:2.774))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_state_2\\.q \\uart_solinst\:BUART\:txn\\.main_4 (2.788:2.788:2.788))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_status_0\\.q \\uart_solinst\:BUART\:sTX\:TxSts\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\uart_solinst\:BUART\:tx_status_2\\.q \\uart_solinst\:BUART\:sTX\:TxSts\\.status_2 (3.643:3.643:3.643))
    (INTERCONNECT \\uart_solinst\:BUART\:txn\\.q Net_634.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\uart_solinst\:BUART\:txn\\.q \\uart_solinst\:BUART\:txn\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_addr_match_status\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_markspace_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_markspace_status\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\uart_solinst\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:counter_load_not\\.q \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.927:2.927:2.927))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_counter_load\\.main_0 (5.286:5.286:5.286))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_0 (5.286:5.286:5.286))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_state_3\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.main_0 (5.286:5.286:5.286))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_address_detected\\.q \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.179:5.179:5.179))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_2 (2.586:2.586:2.586))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_2 (2.586:2.586:2.586))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_2 (2.588:2.588:2.588))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:rx_state_3\\.main_2 (2.586:2.586:2.586))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_2 (2.586:2.586:2.586))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.q \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.495:3.495:3.495))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_0 \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.main_2 (2.322:2.322:2.322))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (3.237:3.237:3.237))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (3.237:3.237:3.237))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_1 \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.main_1 (2.324:2.324:2.324))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.count_2 \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_counter_load\\.q \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.load (2.329:2.329:2.329))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\uart_ultrasonic\:BUART\:rx_status_4\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\uart_ultrasonic\:BUART\:rx_status_5\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_last\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_6 (2.931:2.931:2.931))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_load_fifo\\.q \\uart_ultrasonic\:BUART\:rx_status_4\\.main_0 (3.108:3.108:3.108))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_load_fifo\\.q \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.090:3.090:3.090))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_postpoll\\.q \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_counter_load\\.main_1 (3.662:3.662:3.662))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_1 (4.212:4.212:4.212))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_1 (4.212:4.212:4.212))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_1 (3.662:3.662:3.662))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_state_3\\.main_1 (4.212:4.212:4.212))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.main_1 (3.662:3.662:3.662))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_1 (4.212:4.212:4.212))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_0\\.q \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.139:4.139:4.139))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_counter_load\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_state_3\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_2\\.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_counter_load\\.main_2 (2.619:2.619:2.619))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_load_fifo\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_state_0\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_state_2\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_state_3\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.main_2 (2.619:2.619:2.619))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_3\\.q \\uart_ultrasonic\:BUART\:rx_status_3\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.q \\uart_ultrasonic\:BUART\:rx_status_5\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_status_3\\.q \\uart_ultrasonic\:BUART\:sRX\:RxSts\\.status_3 (2.315:2.315:2.315))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_status_4\\.q \\uart_ultrasonic\:BUART\:sRX\:RxSts\\.status_4 (2.933:2.933:2.933))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:rx_status_5\\.q \\uart_ultrasonic\:BUART\:sRX\:RxSts\\.status_5 (2.326:2.326:2.326))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:counter_load_not\\.main_3 (2.290:2.290:2.290))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:tx_state_0\\.main_4 (3.352:3.352:3.352))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:tx_state_1\\.main_3 (3.341:3.341:3.341))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:tx_state_2\\.main_3 (3.341:3.341:3.341))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:tx_status_0\\.main_4 (3.352:3.352:3.352))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk\\.q \\uart_ultrasonic\:BUART\:txn\\.main_5 (2.290:2.290:2.290))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart_ultrasonic\:BUART\:tx_bitclk\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\uart_ultrasonic\:BUART\:tx_bitclk_enable_pre\\.main_0 (3.629:3.629:3.629))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_bitclk_enable_pre\\.q \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.407:4.407:4.407))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_ultrasonic\:BUART\:tx_state_1\\.main_4 (4.929:4.929:4.929))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_ultrasonic\:BUART\:tx_state_2\\.main_4 (4.929:4.929:4.929))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\uart_ultrasonic\:BUART\:txn\\.main_6 (5.438:5.438:5.438))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_ultrasonic\:BUART\:sTX\:TxSts\\.status_1 (5.543:5.543:5.543))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_ultrasonic\:BUART\:tx_state_0\\.main_2 (4.125:4.125:4.125))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\uart_ultrasonic\:BUART\:tx_status_0\\.main_2 (4.125:4.125:4.125))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart_ultrasonic\:BUART\:sTX\:TxSts\\.status_3 (3.031:3.031:3.031))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\uart_ultrasonic\:BUART\:tx_status_2\\.main_0 (3.054:3.054:3.054))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\uart_ultrasonic\:BUART\:txn\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:counter_load_not\\.main_1 (4.331:4.331:4.331))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.918:4.918:4.918))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:tx_state_0\\.main_1 (2.526:2.526:2.526))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:tx_state_1\\.main_1 (2.532:2.532:2.532))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:tx_state_2\\.main_1 (2.532:2.532:2.532))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:tx_status_0\\.main_1 (2.526:2.526:2.526))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_0\\.q \\uart_ultrasonic\:BUART\:txn\\.main_2 (4.331:4.331:4.331))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:counter_load_not\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.606:3.606:3.606))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:tx_state_0\\.main_0 (2.518:2.518:2.518))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:tx_state_1\\.main_0 (2.521:2.521:2.521))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:tx_state_2\\.main_0 (2.521:2.521:2.521))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:tx_status_0\\.main_0 (2.518:2.518:2.518))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_1\\.q \\uart_ultrasonic\:BUART\:txn\\.main_1 (3.587:3.587:3.587))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:counter_load_not\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:tx_state_0\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:tx_state_1\\.main_2 (2.514:2.514:2.514))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:tx_state_2\\.main_2 (2.514:2.514:2.514))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:tx_status_0\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_state_2\\.q \\uart_ultrasonic\:BUART\:txn\\.main_4 (3.409:3.409:3.409))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_status_0\\.q \\uart_ultrasonic\:BUART\:sTX\:TxSts\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:tx_status_2\\.q \\uart_ultrasonic\:BUART\:sTX\:TxSts\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\uart_ultrasonic\:BUART\:txn\\.q \\uart_ultrasonic\:BUART\:txn\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\uart_ultrasonic\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT uart_solinst_tx\(0\).pad_out uart_solinst_tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_tx\(0\).pad_out uart_tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\NEOMOTE_1\:I2C_0\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\timer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\timer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT LED_Blue\(0\)_PAD LED_Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:External_VRef\(0\)_PAD\\ \\NEOMOTE_1\:External_VRef\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.pad_out \\NEOMOTE_1\:I2C_0_SCL\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SCL\(0\)_PAD\\ \\NEOMOTE_1\:I2C_0_SCL\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.pad_out \\NEOMOTE_1\:I2C_0_SDA\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:I2C_0_SDA\(0\)_PAD\\ \\NEOMOTE_1\:I2C_0_SDA\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:NEO_RTC_INT1\(0\)_PAD\\ \\NEOMOTE_1\:NEO_RTC_INT1\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:RX_CTS_n\(0\)_PAD\\ \\NEOMOTE_1\:RX_CTS_n\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:RX_Pin\(0\)_PAD\\ \\NEOMOTE_1\:RX_Pin\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:RX_RTS_n\(0\)_PAD\\ \\NEOMOTE_1\:RX_RTS_n\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:SD_Card_Power\(0\)_PAD\\ \\NEOMOTE_1\:SD_Card_Power\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:TX_CTS_n\(0\)_PAD\\ \\NEOMOTE_1\:TX_CTS_n\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:TX_Pin\(0\)\\.pad_out \\NEOMOTE_1\:TX_Pin\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:TX_Pin\(0\)_PAD\\ \\NEOMOTE_1\:TX_Pin\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:TX_RTS_n\(0\)_PAD\\ \\NEOMOTE_1\:TX_RTS_n\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\NEOMOTE_1\:TimeN\(0\)_PAD\\ \\NEOMOTE_1\:TimeN\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:SPI0_CS\(0\)_PAD\\ \\emFile_1\:SPI0_CS\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:miso0\(0\)_PAD\\ \\emFile_1\:miso0\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:mosi0\(0\)\\.pad_out \\emFile_1\:mosi0\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:mosi0\(0\)_PAD\\ \\emFile_1\:mosi0\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:sclk0\(0\)\\.pad_out \\emFile_1\:sclk0\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\emFile_1\:sclk0\(0\)_PAD\\ \\emFile_1\:sclk0\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT modem_power_pin\(0\)_PAD modem_power_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT modem_voltage_pin\(0\)_PAD modem_voltage_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT solinst_power_pin\(0\)_PAD solinst_power_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_rx\(0\)_PAD uart_rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_rx_voltage_pin\(0\)_PAD uart_rx_voltage_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_solinst_rx\(0\)_PAD uart_solinst_rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_solinst_tx\(0\).pad_out uart_solinst_tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT uart_solinst_tx\(0\)_PAD uart_solinst_tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_tx\(0\).pad_out uart_tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT uart_tx\(0\)_PAD uart_tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT uart_tx_voltage_pin\(0\)_PAD uart_tx_voltage_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ultrasonic_uart_rx\(0\)_PAD ultrasonic_uart_rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ultrasonic_voltage_pin\(0\)_PAD ultrasonic_voltage_pin\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
