// Seed: 296374359
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input supply1 id_7
);
  assign id_4 = 1'b0;
  wire id_9 = ~1;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wire id_7,
    input wand id_8,
    output tri0 id_9,
    output supply0 id_10
);
  supply1 id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_8,
      id_4,
      id_6
  );
  assign id_7 = 1 ^ 1 - id_3 - id_6;
  always id_0 <= 1'b0 ==? id_5;
  assign id_12 = id_4;
  assign id_7  = id_12;
endmodule
