Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\floating_point.qsys" --block-symbol-file --output-directory="C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\floating_point" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading prototipo1/floating_point.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 15.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\floating_point.qsys" --synthesis=VHDL --output-directory="C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\floating_point\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading prototipo1/floating_point.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 15.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: floating_point: Generating floating_point "floating_point" for QUARTUS_SYNTH
Info: nios_custom_instr_floating_point_2_0: "floating_point" instantiated altera_nios_custom_instr_floating_point_2 "nios_custom_instr_floating_point_2_0"
Info: fpci_combi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: fpci_multi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: floating_point: Done "floating_point" with 4 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
