library IEEE;
use IEEE.std_logic_1164.all;

entity initialisation is
	port (
		position : in std_logic_vector(6 downto 1);
		cellules : in std_logic_vector(1 to 16)
	);
end entity initialisation;

architecture a of initialisation is
begin

end architecture a;