--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "TNM_SYSCLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point histogramInst/SRAM_OE_reg (SLICE_X3Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 (FF)
  Destination:          histogramInst/SRAM_OE_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 to histogramInst/SRAM_OE_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.AQ       Tcko                  0.430   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2
    SLICE_X3Y38.A5       net (fanout=2)        0.896   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2
    SLICE_X3Y38.CLK      Tas                   0.264   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2_rt
                                                       histogramInst/SRAM_OE_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.694ns logic, 0.896ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point histogramInst/SRAM_WE_reg (SLICE_X3Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 (FF)
  Destination:          histogramInst/SRAM_WE_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 to histogramInst/SRAM_WE_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.AQ       Tcko                  0.430   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2
    SLICE_X3Y39.D3       net (fanout=2)        0.587   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2
    SLICE_X3Y39.CLK      Tas                   0.373   histogramInst/SRAM_WE_reg
                                                       histogramInst/HISTOGRAM_STATE_reg__n0327<0>1_INV_0
                                                       histogramInst/SRAM_WE_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.803ns logic, 0.587ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4 (SLICE_X3Y38.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (FF)
  Destination:          histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 to histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.DQ       Tcko                  0.430   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    SLICE_X3Y38.C1       net (fanout=2)        0.531   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    SLICE_X3Y38.CLK      Tas                   0.373   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In1
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.803ns logic, 0.531ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYSCLK = PERIOD TIMEGRP "TNM_SYSCLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (SLICE_X3Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (FF)
  Destination:          histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 to histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.DQ       Tcko                  0.198   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    SLICE_X3Y38.D6       net (fanout=2)        0.025   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    SLICE_X3Y38.CLK      Tah         (-Th)    -0.215   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In1
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (SLICE_X3Y38.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               histogramInst/SRAM_OE_reg (FF)
  Destination:          histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: histogramInst/SRAM_OE_reg to histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.AMUX     Tshcko                0.244   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/SRAM_OE_reg
    SLICE_X3Y38.D5       net (fanout=3)        0.063   histogramInst/SRAM_OE_reg
    SLICE_X3Y38.CLK      Tah         (-Th)    -0.215   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In1
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.459ns logic, 0.063ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3 (SLICE_X3Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4 (FF)
  Destination:          histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4 to histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.CQ       Tcko                  0.198   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4
    SLICE_X3Y38.BX       net (fanout=4)        0.271   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4
    SLICE_X3Y38.CLK      Tckdi       (-Th)    -0.059   histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                                       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.257ns logic, 0.271ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "TNM_SYSCLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFG/I0
  Logical resource: clk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: histogramInst/SRAM_IO_reg<1>/CLK0
  Logical resource: histogramInst/SRAM_IO_reg_1/CK0
  Location pin: OLOGIC_X0Y31.CLK0
  Clock network: clk_BUFG
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: histogramInst/SRAM_IO_reg<2>/CLK0
  Logical resource: histogramInst/SRAM_IO_reg_2/CK0
  Location pin: OLOGIC_X0Y39.CLK0
  Clock network: clk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    1.625|         |         |         |
SYSCLK_P       |    1.625|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    1.625|         |         |         |
SYSCLK_P       |    1.625|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7 paths, 0 nets, and 11 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 24 15:21:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



