
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003502                       # Number of seconds simulated
sim_ticks                                  3502377996                       # Number of ticks simulated
final_tick                               575033415672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276829                       # Simulator instruction rate (inst/s)
host_op_rate                                   356082                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 225568                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929960                       # Number of bytes of host memory used
host_seconds                                 15526.90                       # Real time elapsed on the host
sim_insts                                  4298301282                       # Number of instructions simulated
sim_ops                                    5528841335                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       292096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       104832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        75136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               713344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       196096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            196096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1720                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          819                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          587                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1532                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1532                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1534957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62860148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1498411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     83399336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1644597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29931664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1352224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21452853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203674190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1534957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1498411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1644597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1352224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6030189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55989388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55989388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55989388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1534957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62860148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1498411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     83399336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1644597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29931664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1352224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21452853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              259663577                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8398989                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854745                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488704                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189182                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1433322                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384059                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5753                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15858410                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854745                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584221                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876203                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        391438                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1720370                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7935224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.303215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4577083     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600673      7.57%     65.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293820      3.70%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222540      2.80%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181568      2.29%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158860      2.00%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54707      0.69%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196003      2.47%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649970     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7935224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.339892                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.888133                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623285                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       368105                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244584                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16207                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683042                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313009                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2843                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726261                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4415                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683042                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774174                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         183175                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43377                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108478                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142971                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17167074                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22735568                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78167874                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78167874                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7832118                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2140                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365213                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7627                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       160112                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16143211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770344                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18404                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4657808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12653862                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7935224                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.735344                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2875547     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1687682     21.27%     57.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       833547     10.50%     68.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       996189     12.55%     80.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752219      9.48%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476414      6.00%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206258      2.60%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60437      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46931      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7935224                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58602     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12468     15.53%     88.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9194     11.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803897     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109548      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358673     17.13%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       497230      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770344                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.639524                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80264                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005829                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35574576                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20803268                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850608                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22574                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737022                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156025                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683042                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         120463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7238                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16145355                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625100                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595782                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1128                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468016                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302324                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740480                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016710                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483955                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.603528                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13312494                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286921                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994526                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698209                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.581967                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405850                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4775288                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187422                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7252182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287836                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3416216     47.11%     47.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532877     21.14%     68.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838944     11.57%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306070      4.22%     84.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260548      3.59%     87.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115184      1.59%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279463      3.85%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76721      1.06%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426159      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7252182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22971391                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32974871                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 463765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190620                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190620                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62359063                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17437083                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287865                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8398989                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2867480                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2327000                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195886                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1178845                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1130305                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          304273                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8504                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3009205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15831243                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2867480                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1434578                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3342997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1030752                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        694697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1480907                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7877223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.478519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4534226     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          210233      2.67%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238067      3.02%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435815      5.53%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192503      2.44%     71.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          300007      3.81%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165007      2.09%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140977      1.79%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1660388     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7877223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.341408                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.884899                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3176217                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       650095                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3189932                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32560                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        828414                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       488232                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1938                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18846704                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4522                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        828414                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3348573                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133068                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       277689                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3046114                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       243360                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18119121                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3808                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          745                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25381821                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84405670                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84405670                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15598071                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9783737                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3822                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           625141                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1689647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       864330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12453                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       260087                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17018176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13701380                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27659                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5749302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17212536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          745                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7877223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919764                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2860594     36.31%     36.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1640447     20.83%     57.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1110803     14.10%     71.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       773837      9.82%     81.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       649278      8.24%     89.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       348297      4.42%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346484      4.40%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79549      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67934      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7877223                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99450     76.29%     76.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14491     11.12%     87.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16409     12.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11423481     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193795      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1509      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1363140      9.95%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719455      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13701380                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.631313                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130354                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009514                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35437996                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22771436                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13304150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13831734                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26454                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       660939                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219784                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        828414                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51556                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7864                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17022001                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1689647                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       864330                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2288                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228633                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13442147                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1273601                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259233                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1963356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1903676                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            689755                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.600448                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13314500                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13304150                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8710999                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24439709                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.584018                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356428                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9142350                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11228630                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5793388                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198416                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7048809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2880307     40.86%     40.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1875218     26.60%     67.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       770500     10.93%     78.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       383979      5.45%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       391755      5.56%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153323      2.18%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167972      2.38%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87032      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338723      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7048809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9142350                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11228630                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1673253                       # Number of memory references committed
system.switch_cpus1.commit.loads              1028707                       # Number of loads committed
system.switch_cpus1.commit.membars               1532                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1614462                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10116038                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228479                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338723                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23731961                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34873177                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 521766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9142350                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11228630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9142350                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.918690                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.918690                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.088506                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.088506                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60423563                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18392850                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17436248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3074                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8398989                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3107728                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2531725                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206608                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1253362                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1202711                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330725                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9095                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3194290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16961771                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3107728                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1533436                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3551008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1113668                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        501967                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1567554                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8151383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.577857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.372910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4600375     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248500      3.05%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255123      3.13%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          410141      5.03%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          189878      2.33%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          270994      3.32%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182543      2.24%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136442      1.67%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1857387     22.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8151383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370012                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.019502                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3365821                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       458030                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3395999                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28480                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903049                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       527332                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1043                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20258412                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3951                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903049                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3535554                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101242                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       139178                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3252688                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       219668                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19525185                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        126335                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27351891                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90996349                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90996349                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16626597                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10725257                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3357                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1716                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           583633                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1818653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       936753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10056                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323010                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18295825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3370                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14506581                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26141                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6340951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19566146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8151383                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779647                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.928792                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2847710     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1755366     21.53%     56.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1158295     14.21%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       774465      9.50%     80.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       708273      8.69%     88.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395149      4.85%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       357482      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        79643      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75000      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8151383                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108312     77.61%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15937     11.42%     89.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15319     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12109651     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192757      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1437140      9.91%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       765398      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14506581                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.727182                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139568                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009621                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37330252                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24640264                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14090014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14646149                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20826                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       730873                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       248307                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903049                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59670                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12637                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18299200                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1818653                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       936753                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1709                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123409                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240904                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14242917                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1341074                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263662                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2079325                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2024892                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            738251                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.695789                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14100962                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14090014                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9243535                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26276652                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.677585                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351778                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9688078                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11927505                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6371726                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3335                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208467                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7248334                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2795535     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2044307     28.20%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       811723     11.20%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       407191      5.62%     83.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       374816      5.17%     88.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       170446      2.35%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186514      2.57%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94815      1.31%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362987      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7248334                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9688078                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11927505                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1776223                       # Number of memory references committed
system.switch_cpus2.commit.loads              1087780                       # Number of loads committed
system.switch_cpus2.commit.membars               1661                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1722058                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10744920                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245809                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362987                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25184409                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37502545                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 247606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9688078                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11927505                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9688078                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866941                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866941                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.153481                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.153481                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63935379                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19546593                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18649152                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3322                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8398989                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3075042                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2505850                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208797                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1259491                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1200016                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          324308                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9226                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3221055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16770704                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3075042                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1524324                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3718951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1070469                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        571695                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1578351                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8371471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.477827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.314596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4652520     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          383773      4.58%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          386103      4.61%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          477670      5.71%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          149305      1.78%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          187791      2.24%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          156642      1.87%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          143292      1.71%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1834375     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8371471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366120                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996753                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3379061                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       544895                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3554856                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33197                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        859461                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       519890                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19992487                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1940                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        859461                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3532723                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46279                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       322296                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3432129                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       178574                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19299218                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        109769                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27097318                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     89914190                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     89914190                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16826046                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10271244                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3567                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1897                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           493318                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1786059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       924890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8313                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       346323                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18140851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14606831                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29584                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6045960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18261318                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8371471                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.744834                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.903506                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3041898     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1699539     20.30%     56.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1178813     14.08%     70.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       801891      9.58%     80.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       780408      9.32%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       384679      4.60%     94.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       358477      4.28%     98.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58024      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67742      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8371471                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          92445     75.54%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15501     12.67%     88.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14429     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12213349     83.61%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       182973      1.25%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1445024      9.89%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       763816      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14606831                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.739118                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             122375                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008378                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     37737089                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24190504                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14201922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14729206                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17784                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       688070                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227748                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        859461                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24265                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4114                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18144432                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1786059                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       924890                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       244210                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14357117                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1349817                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       249711                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2089981                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2050882                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            740164                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.709386                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14218307                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14201922                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9222576                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26025724                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.690909                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354364                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9786815                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12063989                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6080491                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210297                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7512010                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.605960                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152942                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3026902     40.29%     40.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2019154     26.88%     67.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       820429     10.92%     78.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       446456      5.94%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       393337      5.24%     89.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161494      2.15%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182200      2.43%     93.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105713      1.41%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       356325      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7512010                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9786815                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12063989                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1795129                       # Number of memory references committed
system.switch_cpus3.commit.loads              1097987                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1750470                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10860209                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       249357                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       356325                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25299996                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37149247                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  27518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9786815                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12063989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9786815                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858194                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858194                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165237                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165237                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        64444721                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19743175                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18465906                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3406                       # number of misc regfile writes
system.l20.replacements                          1762                       # number of replacements
system.l20.tagsinuse                      4095.323183                       # Cycle average of tags in use
system.l20.total_refs                          156598                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5858                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.732332                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.259932                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.319988                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   895.103210                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3087.640054                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018130                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009355                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.218531                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.753818                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999835                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3667                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3671                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             916                       # number of Writeback hits
system.l20.Writeback_hits::total                  916                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3691                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3695                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3691                       # number of overall hits
system.l20.overall_hits::total                   3695                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1720                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1762                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1720                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1762                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1720                       # number of overall misses
system.l20.overall_misses::total                 1762                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18591855                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    275071460                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      293663315                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18591855                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    275071460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       293663315                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18591855                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    275071460                       # number of overall miss cycles
system.l20.overall_miss_latency::total      293663315                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5387                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5433                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          916                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              916                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5411                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5457                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5411                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5457                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.319287                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.324314                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322888                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322888                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 442663.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159925.267442                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166664.764472                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 442663.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159925.267442                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166664.764472                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 442663.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159925.267442                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166664.764472                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 278                       # number of writebacks
system.l20.writebacks::total                      278                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1720                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1762                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1720                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1762                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1720                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1762                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     18113802                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    255415797                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    273529599                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     18113802                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    255415797                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    273529599                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     18113802                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    255415797                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    273529599                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319287                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.324314                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322888                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322888                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       431281                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148497.556395                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155238.137911                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       431281                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148497.556395                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155238.137911                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       431281                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148497.556395                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155238.137911                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2323                       # number of replacements
system.l21.tagsinuse                      4094.438636                       # Cycle average of tags in use
system.l21.total_refs                          322383                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6419                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.223243                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           44.248819                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.021991                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   888.731404                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3128.436421                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008062                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.216975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.763778                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999619                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4496                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4500                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1354                       # number of Writeback hits
system.l21.Writeback_hits::total                 1354                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   54                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4550                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4554                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4550                       # number of overall hits
system.l21.overall_hits::total                   4554                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2282                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2323                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2282                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2323                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2282                       # number of overall misses
system.l21.overall_misses::total                 2323                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12313425                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    408548060                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      420861485                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12313425                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    408548060                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       420861485                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12313425                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    408548060                       # number of overall miss cycles
system.l21.overall_miss_latency::total      420861485                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6778                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6823                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1354                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1354                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6832                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6877                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6832                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6877                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.336677                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.340466                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.334016                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.337793                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.334016                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.337793                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 300327.439024                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179030.701139                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181171.538958                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 300327.439024                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179030.701139                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181171.538958                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 300327.439024                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179030.701139                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181171.538958                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 414                       # number of writebacks
system.l21.writebacks::total                      414                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2282                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2323                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2282                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2323                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2282                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2323                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11840222                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    382216235                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    394056457                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11840222                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    382216235                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    394056457                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11840222                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    382216235                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    394056457                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.336677                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.340466                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.334016                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.337793                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.334016                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.337793                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 288785.902439                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167491.776950                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 169632.568661                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 288785.902439                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167491.776950                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 169632.568661                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 288785.902439                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167491.776950                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 169632.568661                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           865                       # number of replacements
system.l22.tagsinuse                      4094.196390                       # Cycle average of tags in use
system.l22.total_refs                          318999                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4960                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.314315                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           88.159122                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    41.048891                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   405.346325                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3559.642051                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021523                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.010022                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.098962                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.869053                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999560                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3487                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3489                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1042                       # number of Writeback hits
system.l22.Writeback_hits::total                 1042                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3538                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3540                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3538                       # number of overall hits
system.l22.overall_hits::total                   3540                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          820                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  865                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          820                       # number of demand (read+write) misses
system.l22.demand_misses::total                   865                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          820                       # number of overall misses
system.l22.overall_misses::total                  865                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     15467236                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    138614808                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      154082044                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     15467236                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    138614808                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       154082044                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     15467236                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    138614808                       # number of overall miss cycles
system.l22.overall_miss_latency::total      154082044                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4307                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4354                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1042                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1042                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4358                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4405                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4358                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4405                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.190388                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.198668                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.188160                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.196368                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.188160                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.196368                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 343716.355556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169042.448780                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 178129.530636                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 343716.355556                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169042.448780                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 178129.530636                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 343716.355556                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169042.448780                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 178129.530636                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 464                       # number of writebacks
system.l22.writebacks::total                      464                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          819                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             864                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          819                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              864                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          819                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             864                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14955177                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    129127161                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    144082338                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14955177                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    129127161                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    144082338                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14955177                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    129127161                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    144082338                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.190156                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.198438                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.187930                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.196141                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.187930                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.196141                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 332337.266667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157664.421245                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166761.965278                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 332337.266667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157664.421245                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166761.965278                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 332337.266667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157664.421245                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166761.965278                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           624                       # number of replacements
system.l23.tagsinuse                      4094.493552                       # Cycle average of tags in use
system.l23.total_refs                          305769                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4719                       # Sample count of references to valid blocks.
system.l23.avg_refs                         64.795296                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          115.374738                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.355898                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   285.733676                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3659.029240                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.028168                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008388                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.069759                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.893318                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999632                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3121                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3122                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             984                       # number of Writeback hits
system.l23.Writeback_hits::total                  984                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3160                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3161                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3160                       # number of overall hits
system.l23.overall_hits::total                   3161                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          587                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  624                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          587                       # number of demand (read+write) misses
system.l23.demand_misses::total                   624                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          587                       # number of overall misses
system.l23.overall_misses::total                  624                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13207434                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     99225892                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      112433326                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13207434                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     99225892                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       112433326                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13207434                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     99225892                       # number of overall miss cycles
system.l23.overall_miss_latency::total      112433326                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3708                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3746                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          984                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              984                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3747                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3785                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3747                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3785                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.158306                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.166578                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.156659                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.164861                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.156659                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.164861                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 356957.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 169038.998296                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 180181.612179                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 356957.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 169038.998296                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 180181.612179                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 356957.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 169038.998296                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 180181.612179                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 376                       # number of writebacks
system.l23.writebacks::total                      376                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          587                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             624                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          587                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              624                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          587                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             624                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12786649                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     92531257                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    105317906                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12786649                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     92531257                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    105317906                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12786649                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     92531257                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    105317906                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.158306                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.166578                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.156659                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.164861                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.156659                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.164861                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 345585.108108                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 157634.168654                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 168778.695513                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 345585.108108                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 157634.168654                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 168778.695513                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 345585.108108                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 157634.168654                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 168778.695513                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.919467                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752827                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776157.494681                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.246433                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.673035                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067703                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824797                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892499                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720306                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720306                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720306                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720306                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720306                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720306                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     23051857                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23051857                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     23051857                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23051857                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     23051857                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23051857                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720369                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720369                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720369                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720369                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 365902.492063                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 365902.492063                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 365902.492063                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 365902.492063                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 365902.492063                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 365902.492063                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        68327                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 34163.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     18754200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18754200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     18754200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18754200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     18754200                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18754200                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       407700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       407700                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       407700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       407700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       407700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       407700                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5411                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249413                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5667                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39394.637904                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.669650                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.330350                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054980                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492564                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492564                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492564                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492564                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17311                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17383                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17383                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17383                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17383                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1719133226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1719133226                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2458958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2458958                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1721592184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1721592184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1721592184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1721592184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509947                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509947                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008354                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006926                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99308.718503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99308.718503                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34152.194444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34152.194444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99038.841627                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99038.841627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99038.841627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99038.841627                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          916                       # number of writebacks
system.cpu0.dcache.writebacks::total              916                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11924                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11972                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11972                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5387                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5411                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5411                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    305129951                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    305129951                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       559501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       559501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    305689452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    305689452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    305689452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    305689452                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56641.906627                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56641.906627                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23312.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23312.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56494.077250                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56494.077250                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56494.077250                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56494.077250                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.935319                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088454196                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105327.264990                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.935319                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818807                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1480845                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1480845                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1480845                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1480845                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1480845                       # number of overall hits
system.cpu1.icache.overall_hits::total        1480845                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     19612309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19612309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     19612309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19612309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     19612309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19612309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1480907                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1480907                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1480907                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1480907                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1480907                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1480907                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 316327.564516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 316327.564516                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 316327.564516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 316327.564516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 316327.564516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 316327.564516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12550736                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12550736                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12550736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12550736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12550736                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12550736                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 278905.244444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 278905.244444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 278905.244444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 278905.244444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 278905.244444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 278905.244444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6832                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177647786                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7088                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25063.175226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.795868                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.204132                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885921                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114079                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       993057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993057                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       641200                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        641200                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2227                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2227                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1537                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1537                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1634257                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1634257                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1634257                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1634257                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13526                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          212                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          212                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13738                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13738                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13738                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13738                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1053638401                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1053638401                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8864486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8864486                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1062502887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1062502887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1062502887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1062502887                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1006583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1006583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       641412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       641412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1647995                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647995                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1647995                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1647995                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013438                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000331                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000331                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008336                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008336                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008336                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 77897.264602                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77897.264602                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41813.613208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41813.613208                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77340.434343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77340.434343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77340.434343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77340.434343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1354                       # number of writebacks
system.cpu1.dcache.writebacks::total             1354                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6748                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6748                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          158                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6906                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6906                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6906                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6906                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6778                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6778                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6832                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6832                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    448029207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    448029207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1545402                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1545402                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449574609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449574609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449574609                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449574609                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004146                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66100.502656                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66100.502656                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28618.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28618.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 65804.246048                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65804.246048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 65804.246048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65804.246048                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.020186                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086343515                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2134270.166994                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.020186                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068943                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809327                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1567489                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1567489                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1567489                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1567489                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1567489                       # number of overall hits
system.cpu2.icache.overall_hits::total        1567489                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     22548680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22548680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     22548680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22548680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     22548680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22548680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1567554                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1567554                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1567554                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1567554                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1567554                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1567554                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 346902.769231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 346902.769231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 346902.769231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 346902.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 346902.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 346902.769231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15737303                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15737303                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15737303                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15737303                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15737303                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15737303                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 334836.234043                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 334836.234043                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 334836.234043                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 334836.234043                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 334836.234043                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 334836.234043                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4358                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166192442                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4614                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36019.168184                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.392793                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.607207                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872628                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127372                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1049613                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1049613                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684928                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684928                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1662                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1661                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1661                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1734541                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1734541                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1734541                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1734541                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10751                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10918                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10918                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10918                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10918                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    690453824                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    690453824                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5280150                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5280150                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    695733974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    695733974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    695733974                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    695733974                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1060364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685095                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685095                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1745459                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1745459                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1745459                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1745459                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010139                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010139                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000244                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000244                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006255                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006255                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006255                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006255                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 64222.288531                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64222.288531                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31617.664671                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31617.664671                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 63723.573365                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 63723.573365                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 63723.573365                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 63723.573365                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1042                       # number of writebacks
system.cpu2.dcache.writebacks::total             1042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6444                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6444                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6560                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6560                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4307                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4307                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4358                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    166983719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    166983719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1126088                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1126088                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    168109807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    168109807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    168109807                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    168109807                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38770.308567                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38770.308567                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22080.156863                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22080.156863                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38574.990133                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38574.990133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38574.990133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38574.990133                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               503.325613                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089539606                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2153240.328063                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.325613                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056612                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.806612                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1578297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1578297                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1578297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1578297                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1578297                       # number of overall hits
system.cpu3.icache.overall_hits::total        1578297                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     19269315                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19269315                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     19269315                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19269315                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     19269315                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19269315                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1578351                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1578351                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1578351                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1578351                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1578351                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1578351                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 356839.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 356839.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 356839.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 356839.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 356839.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 356839.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13314133                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13314133                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13314133                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13314133                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13314133                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13314133                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 350371.921053                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 350371.921053                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 350371.921053                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 350371.921053                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 350371.921053                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 350371.921053                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3747                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161273777                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4003                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40288.228079                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.216391                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.783609                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864127                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135873                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058472                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058472                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       693483                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        693483                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1822                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1703                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1703                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1751955                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1751955                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1751955                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1751955                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7296                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          144                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7440                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7440                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7440                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7440                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    332773843                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    332773843                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4533807                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4533807                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    337307650                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    337307650                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    337307650                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    337307650                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1065768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1065768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       693627                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       693627                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1703                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1703                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1759395                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1759395                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1759395                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1759395                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006846                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006846                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000208                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004229                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004229                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004229                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004229                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45610.449973                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45610.449973                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 31484.770833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31484.770833                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45337.049731                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45337.049731                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45337.049731                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45337.049731                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          984                       # number of writebacks
system.cpu3.dcache.writebacks::total              984                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3588                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3588                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3693                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3693                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3693                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3693                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3708                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3708                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3747                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3747                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3747                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3747                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    128222832                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    128222832                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       848482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       848482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    129071314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    129071314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    129071314                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    129071314                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002130                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002130                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002130                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002130                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34580.051780                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34580.051780                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21755.948718                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21755.948718                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34446.574326                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34446.574326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34446.574326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34446.574326                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
