Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 06:31:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_103_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.912ns (26.535%)  route 2.525ns (73.465%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 5.709 - 4.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12637, routed)       1.186     2.137    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X123Y442       FDCE                                         r  Delay1No10_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y442       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.216 r  Delay1No10_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.574     2.790    Delay1No10_instance/Q[2]
    SLICE_X129Y453       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.939 r  Delay1No10_instance/geqOp_carry_i_15__1/O
                         net (fo=1, routed)           0.016     2.955    Sum10_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X129Y453       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.145 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.171    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X129Y454       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.212    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X129Y455       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.264 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.261     3.525    Delay1No11_instance/CO[0]
    SLICE_X130Y455       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.666 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.411     4.077    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X132Y458       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.128 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.236     4.364    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X131Y455       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     4.399 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.267     4.666    Delay1No11_instance/shiftVal__5[0]
    SLICE_X129Y451       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.814 r  Delay1No11_instance/shiftedFracY_d1[35]_i_2__1/O
                         net (fo=4, routed)           0.209     5.023    Delay1No11_instance/Sum10_1_impl_instance/level2[12]
    SLICE_X128Y451       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.075 r  Delay1No11_instance/shiftedFracY_d1[7]_i_1__1/O
                         net (fo=2, routed)           0.499     5.574    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X131Y447       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12637, routed)       1.049     5.709    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X131Y447       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.359     6.068    
                         clock uncertainty           -0.035     6.032    
    SLICE_X131Y447       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.057    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  0.484    




