Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 15:11:12 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.076        0.000                      0                  280        0.152        0.000                      0                  280        3.020        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.076        0.000                      0                  275        0.152        0.000                      0                  275        3.020        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.283        0.000                      0                    5        0.834        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.704ns (15.490%)  route 3.841ns (84.510%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          1.083     9.970    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[53]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y44         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.704ns (15.490%)  route 3.841ns (84.510%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          1.083     9.970    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[56]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y44         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.704ns (15.490%)  route 3.841ns (84.510%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          1.083     9.970    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[57]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y44         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.704ns (15.982%)  route 3.701ns (84.018%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.943     9.830    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[35]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y45         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.704ns (15.982%)  route 3.701ns (84.018%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.943     9.830    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y45         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.704ns (15.982%)  route 3.701ns (84.018%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.943     9.830    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y45         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.704ns (15.982%)  route 3.701ns (84.018%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.943     9.830    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[51]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y45         FDRE (Setup_fdre_C_CE)      -0.205    13.046    Skinny_DUT/INST_TK1_REG/temp_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.242ns (26.797%)  route 3.393ns (73.203%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.755     5.423    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.941 f  Skinny_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=53, routed)          1.235     7.176    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/out[1]
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.300 r  Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[11]_srl3_i_10/O
                         net (fo=4, routed)           0.595     7.895    INST_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.150     8.045 r  INST_CNT/temp_reg_reg[10]_srl3_i_5/O
                         net (fo=1, routed)           0.434     8.479    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/cnt_internal_value_reg[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.326     8.805 r  Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/xlnx_opt_LUT_temp_reg_reg[10]_srl3_i_1_2/O
                         net (fo=1, routed)           0.574     9.378    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/xlnx_opt_IS_serial_in_fourth_row_buf[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.502 r  Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/xlnx_opt_LUT_temp_reg_reg[10]_srl3_i_1_3/O
                         net (fo=1, routed)           0.556    10.058    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[14]_1[0]
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    13.344    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.704ns (16.163%)  route 3.652ns (83.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.894     9.781    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[33]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.082    Skinny_DUT/INST_TK1_REG/temp_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.704ns (16.163%)  route 3.652ns (83.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=57, routed)          1.174     7.056    Skinny_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Skinny_DUT/INST_TK2_REG/temp_reg[59]_i_2__0/O
                         net (fo=50, routed)          1.584     8.763    Skinny_DUT/INST_TK1_REG/FSM_sequential_current_state_reg[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.887 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_gate_1/O
                         net (fo=24, routed)          0.894     9.781    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    12.895    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[37]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.082    Skinny_DUT/INST_TK1_REG/temp_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.189%)  route 0.123ns (39.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/Q
                         net (fo=2, routed)           0.123     1.741    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[9]
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.786 r  Skinny_DUT/INST_TK1_REG/temp_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Skinny_DUT/INST_TK1_REG/p_1_in[49]
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.993    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[49]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121     1.634    Skinny_DUT/INST_TK1_REG/temp_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK2_REG/temp_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.189%)  route 0.123ns (39.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.476    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/Q
                         net (fo=2, routed)           0.123     1.740    Skinny_DUT/INST_TK2_REG/TWEAKEY_permutation_IN__0[8]
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  Skinny_DUT/INST_TK2_REG/temp_reg[48]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    Skinny_DUT/INST_TK2_REG/temp_reg[48]_i_1__0_n_0
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.992    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[48]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.633    Skinny_DUT/INST_TK2_REG/temp_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.802%)  route 0.125ns (40.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[41]/Q
                         net (fo=2, routed)           0.125     1.743    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[9]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  Skinny_DUT/INST_TK1_REG/temp_reg[45]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Skinny_DUT/INST_TK1_REG/p_1_in[45]
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.993    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[45]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121     1.634    Skinny_DUT/INST_TK1_REG/temp_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK2_REG/temp_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.802%)  route 0.125ns (40.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.476    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[40]/Q
                         net (fo=2, routed)           0.125     1.742    Skinny_DUT/INST_TK2_REG/TWEAKEY_permutation_IN__0[8]
    SLICE_X34Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.787 r  Skinny_DUT/INST_TK2_REG/temp_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    Skinny_DUT/INST_TK2_REG/temp_reg[44]_i_1__0_n_0
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.992    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[44]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.633    Skinny_DUT/INST_TK2_REG/temp_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[40]/Q
                         net (fo=2, routed)           0.127     1.745    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[8]
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  Skinny_DUT/INST_TK1_REG/temp_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Skinny_DUT/INST_TK1_REG/p_1_in[44]
    SLICE_X34Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.993    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[44]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.633    Skinny_DUT/INST_TK1_REG/temp_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[39]/Q
                         net (fo=2, routed)           0.127     1.744    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[7]
    SLICE_X33Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.992    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.070     1.582    Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK2_REG/temp_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK2_REG/temp_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.476    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[33]/Q
                         net (fo=3, routed)           0.114     1.731    Skinny_DUT/INST_TK2_REG/TWEAKEY_permutation_IN__0[1]
    SLICE_X34Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  Skinny_DUT/INST_TK2_REG/temp_reg[37]_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    Skinny_DUT/INST_TK2_REG/temp_reg[37]_i_1__0_n_0
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.992    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[37]/C
                         clock pessimism             -0.503     1.489    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.610    Skinny_DUT/INST_TK2_REG/temp_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.560%)  route 0.071ns (25.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[48]/Q
                         net (fo=3, routed)           0.071     1.712    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[16]
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  Skinny_DUT/INST_TK1_REG/temp_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Skinny_DUT/INST_TK1_REG/p_1_in[32]
    SLICE_X35Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.993    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.582    Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.779%)  route 0.120ns (39.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.477    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[43]/Q
                         net (fo=2, routed)           0.120     1.738    Skinny_DUT/INST_TK1_REG/TWEAKEY_permutation_IN[11]
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  Skinny_DUT/INST_TK1_REG/temp_reg[47]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Skinny_DUT/INST_TK1_REG/p_1_in[47]
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.993    Skinny_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.605    Skinny_DUT/INST_TK1_REG/temp_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TK2_REG/temp_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TK2_REG/temp_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.503    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[39]/Q
                         net (fo=2, routed)           0.123     1.767    Skinny_DUT/INST_TK2_REG/TWEAKEY_permutation_IN__0[7]
    SLICE_X37Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.019    Skinny_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Skinny_DUT/INST_TK2_REG/temp_reg_reg[43]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.070     1.589    Skinny_DUT/INST_TK2_REG/temp_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X41Y45    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X41Y45    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X41Y45    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X41Y45    INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y45    INST_CNT/cnt_internal_value_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X40Y44    Skinny_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y45    Skinny_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X41Y43    Skinny_DUT/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y41    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y41    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y41    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y41    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y41    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y41    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y40    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y40    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[1]/Q
                         net (fo=12, routed)          0.869     6.750    INST_CNT/current_state[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.874 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.803     7.677    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X40Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.806%)  route 1.668ns (74.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[1]/Q
                         net (fo=12, routed)          0.869     6.750    INST_CNT/current_state[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.874 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.799     7.673    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.806%)  route 1.668ns (74.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[1]/Q
                         net (fo=12, routed)          0.869     6.750    INST_CNT/current_state[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.874 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.799     7.673    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.806%)  route 1.668ns (74.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[1]/Q
                         net (fo=12, routed)          0.869     6.750    INST_CNT/current_state[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.874 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.799     7.673    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.806%)  route 1.668ns (74.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.757     5.425    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[1]/Q
                         net (fo=12, routed)          0.869     6.750    INST_CNT/current_state[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.874 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.799     7.673    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.541%)  route 0.572ns (75.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[2]/Q
                         net (fo=14, routed)          0.272     1.919    INST_CNT/current_state[2]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.964 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.300     2.264    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.541%)  route 0.572ns (75.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[2]/Q
                         net (fo=14, routed)          0.272     1.919    INST_CNT/current_state[2]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.964 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.300     2.264    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.541%)  route 0.572ns (75.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[2]/Q
                         net (fo=14, routed)          0.272     1.919    INST_CNT/current_state[2]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.964 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.300     2.264    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.541%)  route 0.572ns (75.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[2]/Q
                         net (fo=14, routed)          0.272     1.919    INST_CNT/current_state[2]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.964 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.300     2.264    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X41Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.401%)  route 0.576ns (75.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[2]/Q
                         net (fo=14, routed)          0.272     1.919    INST_CNT/current_state[2]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.964 f  INST_CNT/cnt_internal_value[4]_i_3__0/O
                         net (fo=5, routed)           0.304     2.268    INST_CNT/cnt_internal_value[4]_i_3__0_n_0
    SLICE_X40Y45         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.838    





