[2025-09-16 22:18:08] START suite=cs trace=cassandra_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3031775 heartbeat IPC: 3.298 cumulative IPC: 3.298 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6418267 heartbeat IPC: 2.953 cumulative IPC: 3.116 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6418267 cumulative IPC: 3.116 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6418267 cumulative IPC: 3.116 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19025043 heartbeat IPC: 0.7932 cumulative IPC: 0.7932 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 31786323 heartbeat IPC: 0.7836 cumulative IPC: 0.7884 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 45185639 heartbeat IPC: 0.7463 cumulative IPC: 0.7738 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 59330149 heartbeat IPC: 0.707 cumulative IPC: 0.756 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 73662724 heartbeat IPC: 0.6977 cumulative IPC: 0.7436 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 88814363 heartbeat IPC: 0.66 cumulative IPC: 0.7282 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 102808221 heartbeat IPC: 0.7146 cumulative IPC: 0.7262 (Simulation time: 00 hr 11 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 118163401 heartbeat IPC: 0.6512 cumulative IPC: 0.7159 (Simulation time: 00 hr 13 min 01 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 135658777 heartbeat IPC: 0.5716 cumulative IPC: 0.6964 (Simulation time: 00 hr 14 min 25 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 145435277 cumulative IPC: 0.6876 (Simulation time: 00 hr 15 min 58 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 145435277 cumulative IPC: 0.6876 (Simulation time: 00 hr 15 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6876 instructions: 100000004 cycles: 145435277
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.02241 Average ROB Occupancy at Mispredict: 1.76e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00391
BRANCH_INDIRECT: 0.01571
BRANCH_CONDITIONAL: 0.00279
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 9910893
LQ_STALL: 155681
SQ_STALL: 210102


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 277.9599
REPLAY_LOAD: 98.383766
NON_REPLAY_LOAD: 31.806253

== Total ==
ADDR_TRANS: 5200630
REPLAY_LOAD: 3350164
NON_REPLAY_LOAD: 1360099

== Counts ==
ADDR_TRANS: 18710
REPLAY_LOAD: 34052
NON_REPLAY_LOAD: 42762

cpu0->cpu0_STLB TOTAL        ACCESS:     538762 HIT:     349499 MISS:     189263 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:     538762 HIT:     349499 MISS:     189263 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 274.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1599179 HIT:     496798 MISS:    1102381 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:     888112 HIT:     178923 MISS:     709189 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:      96222 HIT:      27205 MISS:      69017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     244508 HIT:     244248 MISS:        260 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     370337 HIT:      46422 MISS:     323915 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3600618 HIT:    3325677 MISS:     274941 MSHR_MERGE:      85683
cpu0->cpu0_L1I LOAD         ACCESS:    3600618 HIT:    3325677 MISS:     274941 MSHR_MERGE:      85683
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 61.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14745089 HIT:   12289324 MISS:    2455765 MSHR_MERGE:    1290349
cpu0->cpu0_L1D LOAD         ACCESS:   10638531 HIT:    8959923 MISS:    1678608 MSHR_MERGE:     979754
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3672513 HIT:    3275678 MISS:     396835 MSHR_MERGE:     300610
cpu0->cpu0_L1D TRANSLATION  ACCESS:     434045 HIT:      53723 MISS:     380322 MSHR_MERGE:       9985
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2908815 HIT:    2838495 MISS:      70320 MSHR_MERGE:      39159
cpu0->cpu0_ITLB LOAD         ACCESS:    2908815 HIT:    2838495 MISS:      70320 MSHR_MERGE:      39159
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 84.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14108863 HIT:   13464631 MISS:     644232 MSHR_MERGE:     136631
cpu0->cpu0_DTLB LOAD         ACCESS:   14108863 HIT:   13464631 MISS:     644232 MSHR_MERGE:     136631
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 101.4 cycles
cpu0->LLC TOTAL        ACCESS:    1306472 HIT:     381341 MISS:     925131 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     709184 HIT:     106559 MISS:     602625 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      69017 HIT:      15945 MISS:      53072 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204356 HIT:     204012 MISS:        344 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     323915 HIT:      54825 MISS:     269090 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.17 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28131
  ROW_BUFFER_MISS:     896626
  AVG DBUS CONGESTED CYCLE: 7.762
Channel 0 WQ ROW_BUFFER_HIT:      47377
  ROW_BUFFER_MISS:     135875
  FULL:          0
Channel 0 REFRESHES ISSUED:      12120

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       201002        40741        22421        69936
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1237         8064         7613        93483
  STLB miss resolved @ L2C                0         1183         5742        12103        63410
  STLB miss resolved @ LLC                0          859         9231        20701        37695
  STLB miss resolved @ MEM                0         1375        18351        22494       244589

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10387          818        16532         7494         7581
---------------------------------------------------------------
  STLB miss resolved @ L1D               85           66          388         1878         2258
  STLB miss resolved @ L2C              115           67          481         1216         1122
  STLB miss resolved @ LLC              326           99          918         5714         2257
  STLB miss resolved @ MEM              219           93          946         5203        11133
[2025-09-16 22:34:06] END   suite=cs trace=cassandra_phase2_core3 (rc=0)
