#0 define_false_path
#1001 create_clock -period {10.00} -name {CLK} -waveform {0.00 2.00} {[get_ports CLK]}
create_clock -period {10.000} -name {CLK} -waveform {0.000 2.000} [get_ports {CLK}] 

#1002 define_clock {n:clk_div[11]} -name {led_but_ex1|clk_div_derived_clock[11]} -ref_rise {0.000000} -ref_fall {2.000000} -uncertainty {0.000000} -period {10.000000} -clockgroup {default_clkgroup} -rise {0.000000} -fall {2.000000} -disable
#1003 set_multicycle_path -setup -from {c:led_but_ex1|clk_div_derived_clock[11]} -to {c:led_but_ex1|clk_div_derived_clock[11]} {2}
#1004 set_multicycle_path -hold -from {c:led_but_ex1|clk_div_derived_clock[11]} -to {c:led_but_ex1|clk_div_derived_clock[11]} {1}
