// Seed: 3606312522
module module_0 (
    input id_0,
    output id_1 id_20,
    inout logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    output id_12,
    input id_13,
    output id_14,
    input id_15,
    output id_16,
    input logic id_17,
    output id_18,
    output id_19
);
  logic id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  logic id_29 = id_17;
  type_1 id_30 (
      .id_0 (SystemTFIdentifier),
      .id_1 (1),
      .id_2 (1),
      .id_3 (!1'b0),
      .id_4 (id_25),
      .id_5 (id_16),
      .id_6 (1),
      .id_7 ((id_16)),
      .id_8 ('b0),
      .id_9 (1),
      .id_10(id_26),
      .id_11(1),
      .id_12(id_23),
      .id_13(id_11),
      .id_14(id_29),
      .id_15(1),
      .id_16(1'b0),
      .id_17(id_19[1]),
      .id_18(id_15[1]),
      .id_19(1),
      .id_20(1),
      .id_21(id_15),
      .id_22({1'b0, id_28})
  );
  always @(negedge id_30) begin
    id_16 = id_27;
  end
  logic id_31;
endmodule
