module Ashl(result , Cout , Memory);
	output [7 : 0] result ;
	output Cout;
	input [7 : 0] Memory;
	
	assign {Cout , result} = Memory << 1;
endmodule


module AddTB;
	wire [7 : 0] result ;
	wire Cout ;
	reg [7 : 0] Memory;

	Add sample(result ,Cout , Memory);

	initial
		begin
			Memory = 8'b 10001010;
			#100
			Memory = 8'b 00011010;
			#100
			Memory = 8'b 10110101;
		end
endmodule
