{"vcs1":{"timestamp_begin":1730546852.836948920, "rt":1.81, "ut":0.47, "st":0.30}}
{"vcselab":{"timestamp_begin":1730546854.724788486, "rt":0.91, "ut":0.24, "st":0.19}}
{"link":{"timestamp_begin":1730546855.702288301, "rt":0.32, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730546852.204892103}
{"VCS_COMP_START_TIME": 1730546852.204892103}
{"VCS_COMP_END_TIME": 1730546857.736264826}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330412}}
{"stitch_vcselab": {"peak_mem": 215152}}
