;redcode
;assert 1
	MOV -7, <-20
	DJN -1, #-12
	SUB 12, @80
	JMN @11, 3
	JMZ 123, @-106
	ADD 0, 0
	SPL 0
	SLT #210, 30
	JMP @72, #200
	SUB @0, 0
	SUB <-11, @10
	SUB 72, @200
	SUB @-0, @5
	MOV -7, <-20
	SUB @127, 106
	MOV #-1, <-50
	DJN 0, 0
	SUB 72, @200
	DJN -1, @-121
	DJN -1, @-121
	SUB 0, 2
	SUB <0, @12
	MOV -7, <-20
	SLT @-121, 103
	MOV -123, <-4
	DJN 1, #18
	SUB #121, 116
	SUB 74, @200
	DJN -1, @-121
	ADD 0, 0
	DJN 4, -8
	JMZ <127, 106
	CMP 110, 30
	SLT @-121, 103
	SUB 12, @80
	SUB 0, 3
	DJN -1, @-121
	SUB @0, 0
	DJN 1, #18
	SUB <0, @-1
	SPL 4, 3
	SUB 0, 2
	SLT @-121, 103
	SUB 0, 3
	ADD #10, 30
	SUB #121, 116
	MOV #-1, <-50
	JMN @11, 3
	ADD #10, 30
	ADD 0, 0
	SUB 0, 20
	SUB @-127, 800
	CMP 100, 300
	DJN 0, 0
	ADD 210, 60
	SUB 12, @80
	SUB #11, @130
	SUB 0, 20
	SUB 0, 20
	SUB @-127, 800
	CMP 100, 300
	SUB 0, 30
	CMP 100, 300
	SUB 0, 30
	ADD 210, 60
	JMP @72, #200
	SUB 0, 2
	SUB <0, @12
	DJN 1, #18
	SUB #121, 116
	MOV #-1, <-50
	SUB <0, @12
	DJN 0, 0
	DJN -1, @-121
	ADD 0, 0
	DJN 4, 0
	SUB @127, 106
	CMP 110, 30
	SUB 0, 3
	SLT @-121, 103
	DJN -1, @-121
	SUB @127, 106
	JMN @11, 3
	JMZ 123, @-106
	ADD 0, 0
	DJN -1, @-121
	SUB 0, 2
	DJN -1, @-121
	SUB @127, 106
	DJN -1, @-121
	SUB 0, 2
	SLT @-121, 100
	ADD -7, <-120
	ADD #111, 103
	SUB 0, 2
	SLT @-121, 100
	SUB 0, 2
	SUB 0, 2
	SLT @-121, 103
	JMP @232, #40