begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2013 Qualcomm Atheros, Inc.  *  * Permission to use, copy, modify, and/or distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH  * REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY  * AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT,  * INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM  * LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR  * OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR  * PERFORMANCE OF THIS SOFTWARE.  */
end_comment

begin_comment
comment|/*  * READ THIS NOTICE!  *  * Values defined in this file may only be changed under exceptional circumstances.  *  * Please ask Fiona Cain before making any changes.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__ar9300templateXB113_h__
end_ifndef

begin_define
define|#
directive|define
name|__ar9300templateXB113_h__
end_define

begin_decl_stmt
specifier|static
name|ar9300_eeprom_t
name|ar9300_template_xb113
init|=
block|{
literal|2
block|,
comment|//  eeprom_version;
name|ar9300_eeprom_template_xb113
block|,
comment|//  template_version;
block|{
literal|0x00
block|,
literal|0x03
block|,
literal|0x7f
block|,
literal|0x0
block|,
literal|0x0
block|,
literal|0x0
block|}
block|,
comment|//mac_addr[6];
comment|//static  A_UINT8   custData[OSPREY_CUSTOMER_DATA_SIZE]=
block|{
literal|"xb113-023-f0000"
block|}
block|,
comment|//	{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
comment|//static OSPREY_BASE_EEP_HEADER base_eep_header=
block|{
block|{
literal|0
block|,
literal|0x1f
block|}
block|,
comment|//   reg_dmn[2]; //Does this need to be outside of this structure, if it gets written after calibration
literal|0x77
block|,
comment|//   txrx_mask;  //4 bits tx and 4 bits rx
block|{
name|AR9300_OPFLAGS_11A
block|,
literal|0
block|}
block|,
comment|//   op_cap_flags;
literal|0
block|,
comment|//   rf_silent;
literal|0
block|,
comment|//   blue_tooth_options;
literal|0
block|,
comment|//   device_cap;
literal|5
block|,
comment|//   device_type; // takes lower byte in eeprom location
name|OSPREY_PWR_TABLE_OFFSET
block|,
comment|//    pwrTableOffset; // offset in dB to be added to beginning of pdadc table in calibration
block|{
literal|0
block|,
literal|0
block|}
block|,
comment|//   params_for_tuning_caps[2];  //placeholder, get more details from Don
literal|0x0d
block|,
comment|//feature_enable; //bit0 - enable tx temp comp
comment|//bit1 - enable tx volt comp
comment|//bit2 - enable fastClock - default to 1
comment|//bit3 - enable doubling - default to 1
comment|//bit4 - enable internal regulator - default to 0
comment|//bit5 - enable paprd -- default to 0
literal|0
block|,
comment|//misc_configuration: bit0 - turn down drivestrength
literal|6
block|,
comment|// eeprom_write_enable_gpio
literal|0
block|,
comment|// wlan_disable_gpio
literal|8
block|,
comment|// wlan_led_gpio
literal|0xff
block|,
comment|// rx_band_select_gpio
literal|0x21
block|,
comment|// txrxgain
literal|0
block|,
comment|//   swreg
block|}
block|,
comment|//static OSPREY_MODAL_EEP_HEADER modal_header_2g=
block|{
literal|0x110
block|,
comment|//  ant_ctrl_common;                         // 4   idle, t1, t2, b (4 bits per setting)
literal|0x44444
block|,
comment|//  ant_ctrl_common2;                        // 4    ra1l1, ra2l1, ra1l2, ra2l2, ra12
block|{
literal|0x150
block|,
literal|0x150
block|,
literal|0x150
block|}
block|,
comment|//  ant_ctrl_chain[OSPREY_MAX_CHAINS];       // 6   idle, t, r, rx1, rx12, b (2 bits each)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//   xatten1_db[OSPREY_MAX_CHAINS];           // 3  //xatten1_db for merlin (0xa20c/b20c 5:0)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//   xatten1_margin[OSPREY_MAX_CHAINS];          // 3  //xatten1_margin for merlin (0xa20c/b20c 16:12
literal|25
block|,
comment|//    temp_slope;
literal|0
block|,
comment|//    voltSlope;
block|{
name|FREQ2FBIN
argument_list|(
literal|2464
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|// spur_chans[OSPREY_EEPROM_MODAL_SPURS];  // spur channels in usual fbin coding format
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//    noise_floor_thresh_ch[OSPREY_MAX_CHAINS]; // 3    //Check if the register is per chain
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|// reserved
literal|0
block|,
comment|// quick drop
literal|0
block|,
comment|//   xpa_bias_lvl;                            // 1
literal|0x0e
block|,
comment|//   tx_frame_to_data_start;                    // 1
literal|0x0e
block|,
comment|//   tx_frame_to_pa_on;                         // 1
literal|3
block|,
comment|//   txClip;                                     // 4 bits tx_clip, 4 bits dac_scale_cck
literal|0
block|,
comment|//    antenna_gain;                           // 1
literal|0x2c
block|,
comment|//   switchSettling;                        // 1
operator|-
literal|30
block|,
comment|//    adcDesiredSize;                        // 1
literal|0
block|,
comment|//   txEndToXpaOff;                         // 1
literal|0x2
block|,
comment|//   txEndToRxOn;                           // 1
literal|0xe
block|,
comment|//   tx_frame_to_xpa_on;                        // 1
literal|28
block|,
comment|//   thresh62;                              // 1
literal|0x0c80C080
block|,
comment|//	 paprd_rate_mask_ht20						// 4
literal|0x0080C080
block|,
comment|//	 paprd_rate_mask_ht40
literal|0
block|,
comment|//   switchcomspdt;                         // 2
literal|0
block|,
comment|// bit: 0,1:chain0, 2,3:chain1, 4,5:chain2
literal|0
block|,
comment|//  rf_gain_cap
literal|0
block|,
comment|//  tx_gain_cap
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
comment|//futureModal[5];
block|}
block|,
block|{
literal|0
block|,
comment|//   ant_div_control
block|{
literal|0
block|,
literal|0
block|}
block|,
comment|// base_ext1
literal|0
block|,
comment|// misc_enable
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|// temp slop extension
literal|0
block|,
comment|// quick drop low
literal|0
block|,
comment|// quick drop high
block|}
block|,
comment|//static A_UINT8 cal_freq_pier_2g[OSPREY_NUM_2G_CAL_PIERS]=
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2437
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|}
block|,
comment|//static OSP_CAL_DATA_PER_FREQ_OP_LOOP cal_pier_data_2g[OSPREY_MAX_CHAINS][OSPREY_NUM_2G_CAL_PIERS]=
block|{
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|, 	}
block|,
comment|//A_UINT8 cal_target_freqbin_cck[OSPREY_NUM_2G_CCK_TARGET_POWERS];
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|}
block|,
comment|//static CAL_TARGET_POWER_LEG cal_target_freqbin_2g[OSPREY_NUM_2G_20_TARGET_POWERS]
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2437
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|}
block|,
comment|//static   OSP_CAL_TARGET_POWER_HT  cal_target_freqbin_2g_ht20[OSPREY_NUM_2G_20_TARGET_POWERS]
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2437
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|}
block|,
comment|//static   OSP_CAL_TARGET_POWER_HT  cal_target_freqbin_2g_ht40[OSPREY_NUM_2G_40_TARGET_POWERS]
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2437
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|}
block|,
comment|//static CAL_TARGET_POWER_LEG cal_target_power_cck[OSPREY_NUM_2G_CCK_TARGET_POWERS]=
block|{
comment|//1L-5L,5S,11L,11S
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|34
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|34
block|,
literal|34
block|}
block|}
block|}
block|,
comment|//static CAL_TARGET_POWER_LEG cal_target_power_2g[OSPREY_NUM_2G_20_TARGET_POWERS]=
block|{
comment|//6-24,36,48,54
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|32
block|,
literal|32
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|32
block|,
literal|32
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|32
block|,
literal|32
block|}
block|}
block|, 	}
block|,
comment|//static   OSP_CAL_TARGET_POWER_HT  cal_target_power_2g_ht20[OSPREY_NUM_2G_20_TARGET_POWERS]=
block|{
comment|//0_8_16,1-3_9-11_17-19,
comment|//      4,5,6,7,12,13,14,15,20,21,22,23
block|{
block|{
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|28
block|,
literal|32
block|,
literal|32
block|,
literal|30
block|,
literal|28
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|28
block|,
literal|32
block|,
literal|32
block|,
literal|30
block|,
literal|28
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|28
block|,
literal|32
block|,
literal|32
block|,
literal|30
block|,
literal|28
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|, 	}
block|,
comment|//static    OSP_CAL_TARGET_POWER_HT  cal_target_power_2g_ht40[OSPREY_NUM_2G_40_TARGET_POWERS]=
block|{
comment|//0_8_16,1-3_9-11_17-19,
comment|//      4,5,6,7,12,13,14,15,20,21,22,23
block|{
block|{
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|26
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|26
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|30
block|,
literal|30
block|,
literal|28
block|,
literal|26
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|, 	}
block|,
comment|//static    A_UINT8            ctl_index_2g[OSPREY_NUM_CTLS_2G]=
block|{
literal|0x11
block|,
literal|0x12
block|,
literal|0x15
block|,
literal|0x17
block|,
literal|0x41
block|,
literal|0x42
block|,
literal|0x45
block|,
literal|0x47
block|,
literal|0x31
block|,
literal|0x32
block|,
literal|0x35
block|,
literal|0x37
block|}
block|,
comment|//A_UINT8   ctl_freqbin_2G[OSPREY_NUM_CTLS_2G][OSPREY_NUM_BAND_EDGES_2G];
block|{
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2457
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|}
block|,
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|,
literal|0xFF
block|}
block|,
block|{
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|,
literal|0xFF
block|}
block|,
block|{
name|FREQ2FBIN
argument_list|(
literal|2422
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2427
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2447
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2452
argument_list|,
literal|1
argument_list|)
block|}
block|,
block|{
comment|/*Data[4].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[4].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[4].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[4].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2484
argument_list|,
literal|1
argument_list|)
block|}
block|,
block|{
comment|/*Data[5].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[5].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[5].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|}
block|,
block|{
comment|/*Data[6].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[6].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|}
block|,
block|{
comment|/*Data[7].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2422
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[7].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2427
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[7].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2447
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[7].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|}
block|,
block|{
comment|/*Data[8].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[8].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[8].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|}
block|,
block|{
comment|/*Data[9].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[9].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[9].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|}
block|,
block|{
comment|/*Data[10].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2412
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[10].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2417
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[10].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2472
argument_list|,
literal|1
argument_list|)
block|,
literal|0
block|}
block|,
block|{
comment|/*Data[11].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2422
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[11].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2427
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[11].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2447
argument_list|,
literal|1
argument_list|)
block|,
comment|/*Data[11].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|2462
argument_list|,
literal|1
argument_list|)
block|}
block|}
block|,
comment|//OSP_CAL_CTL_DATA_2G   ctl_power_data_2g[OSPREY_NUM_CTLS_2G];
if|#
directive|if
name|AH_BYTE_ORDER
operator|==
name|AH_BIG_ENDIAN
block|{
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|,              }
block|,
else|#
directive|else
block|{
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|, 	}
block|,
endif|#
directive|endif
comment|//static    OSPREY_MODAL_EEP_HEADER   modal_header_5g=
block|{
literal|0x220
block|,
comment|//  ant_ctrl_common;                         // 4   idle, t1, t2, b (4 bits per setting)
literal|0x11111
block|,
comment|//  ant_ctrl_common2;                        // 4    ra1l1, ra2l1, ra1l2, ra2l2, ra12
block|{
literal|0x150
block|,
literal|0x150
block|,
literal|0x150
block|}
block|,
comment|//  ant_ctrl_chain[OSPREY_MAX_CHAINS];       // 6   idle, t, r, rx1, rx12, b (2 bits each)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//   xatten1_db[OSPREY_MAX_CHAINS];           // 3  //xatten1_db for merlin (0xa20c/b20c 5:0)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//   xatten1_margin[OSPREY_MAX_CHAINS];          // 3  //xatten1_margin for merlin (0xa20c/b20c 16:12
literal|68
block|,
comment|//    temp_slope;
literal|0
block|,
comment|//    voltSlope;
block|{
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|// spur_chans[OSPREY_EEPROM_MODAL_SPURS];  // spur channels in usual fbin coding format
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|//    noise_floor_thresh_ch[OSPREY_MAX_CHAINS]; // 3    //Check if the register is per chain
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|// reserved
literal|0
block|,
comment|// quick drop
literal|0xf
block|,
comment|//   xpa_bias_lvl;                            // 1
literal|0x0e
block|,
comment|//   tx_frame_to_data_start;                    // 1
literal|0x0e
block|,
comment|//   tx_frame_to_pa_on;                         // 1
literal|3
block|,
comment|//   txClip;                                     // 4 bits tx_clip, 4 bits dac_scale_cck
literal|0
block|,
comment|//    antenna_gain;                           // 1
literal|0x2d
block|,
comment|//   switchSettling;                        // 1
operator|-
literal|30
block|,
comment|//    adcDesiredSize;                        // 1
literal|0
block|,
comment|//   txEndToXpaOff;                         // 1
literal|0x2
block|,
comment|//   txEndToRxOn;                           // 1
literal|0xe
block|,
comment|//   tx_frame_to_xpa_on;                        // 1
literal|28
block|,
comment|//   thresh62;                              // 1
literal|0x0cf0e0e0
block|,
comment|//	 paprd_rate_mask_ht20						// 4
literal|0x6cf0e0e0
block|,
comment|//	 paprd_rate_mask_ht40						// 4
literal|0
block|,
comment|//   switchcomspdt;                         // 2
literal|0
block|,
comment|// bit: 0,1:chain0, 2,3:chain1, 4,5:chain2
literal|0
block|,
comment|//  rf_gain_cap
literal|0
block|,
comment|//  tx_gain_cap
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
comment|//futureModal[5];
block|}
block|,
block|{
comment|// base_ext2
literal|72
block|,
comment|//    tempSlopeL;
literal|105
block|,
comment|//    tempSlopeH;
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
comment|//static    A_UINT8            cal_freq_pier_5g[OSPREY_NUM_5G_CAL_PIERS]=
block|{
comment|//pPiers[0] =
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[1] =
name|FREQ2FBIN
argument_list|(
literal|5240
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[2] =
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[3] =
name|FREQ2FBIN
argument_list|(
literal|5400
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[4] =
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[5] =
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[6] =
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
comment|//pPiers[7] =
name|FREQ2FBIN
argument_list|(
literal|5785
argument_list|,
literal|0
argument_list|)
block|, 	}
block|,
comment|//static    OSP_CAL_DATA_PER_FREQ_OP_LOOP cal_pier_data_5g[OSPREY_MAX_CHAINS][OSPREY_NUM_5G_CAL_PIERS]=
block|{
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,  	}
block|,
comment|//static    CAL_TARGET_POWER_LEG cal_target_freqbin_5g[OSPREY_NUM_5G_20_TARGET_POWERS]=
block|{
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5240
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5400
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5785
argument_list|,
literal|0
argument_list|)
block|}
block|,
comment|//static    OSP_CAL_TARGET_POWER_HT  cal_target_power_5g_ht20[OSPREY_NUM_5G_20_TARGET_POWERS]=
block|{
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5240
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5400
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5825
argument_list|,
literal|0
argument_list|)
block|}
block|,
comment|//static    OSP_CAL_TARGET_POWER_HT  cal_target_power_5g_ht40[OSPREY_NUM_5G_40_TARGET_POWERS]=
block|{
name|FREQ2FBIN
argument_list|(
literal|5190
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5230
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5410
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5510
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5670
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5755
argument_list|,
literal|0
argument_list|)
block|,
name|FREQ2FBIN
argument_list|(
literal|5785
argument_list|,
literal|0
argument_list|)
block|}
block|,
comment|//static    CAL_TARGET_POWER_LEG cal_target_power_5g[OSPREY_NUM_5G_20_TARGET_POWERS]=
block|{
comment|//6-24,36,48,54
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|,
block|{
block|{
literal|42
block|,
literal|40
block|,
literal|40
block|,
literal|34
block|}
block|}
block|, 	}
block|,
comment|//static    OSP_CAL_TARGET_POWER_HT  cal_target_power_5g_ht20[OSPREY_NUM_5G_20_TARGET_POWERS]=
block|{
comment|//0_8_16,1-3_9-11_17-19,
comment|//      4,5,6,7,12,13,14,15,20,21,22,23
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|28
block|,
literal|40
block|,
literal|40
block|,
literal|32
block|,
literal|20
block|}
block|}
block|,
block|{
block|{
literal|38
block|,
literal|38
block|,
literal|38
block|,
literal|38
block|,
literal|32
block|,
literal|28
block|,
literal|38
block|,
literal|38
block|,
literal|32
block|,
literal|28
block|,
literal|38
block|,
literal|38
block|,
literal|32
block|,
literal|26
block|}
block|}
block|,
block|{
block|{
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|32
block|,
literal|28
block|,
literal|36
block|,
literal|36
block|,
literal|32
block|,
literal|28
block|,
literal|36
block|,
literal|36
block|,
literal|32
block|,
literal|26
block|}
block|}
block|, 	}
block|,
comment|//static    OSP_CAL_TARGET_POWER_HT  cal_target_power_5g_ht40[OSPREY_NUM_5G_40_TARGET_POWERS]=
block|{
comment|//0_8_16,1-3_9-11_17-19,
comment|//      4,5,6,7,12,13,14,15,20,21,22,23
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|40
block|,
literal|40
block|,
literal|40
block|,
literal|38
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|26
block|,
literal|40
block|,
literal|40
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|30
block|,
literal|26
block|,
literal|36
block|,
literal|36
block|,
literal|30
block|,
literal|26
block|,
literal|36
block|,
literal|36
block|,
literal|30
block|,
literal|24
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|34
block|,
literal|34
block|,
literal|34
block|,
literal|30
block|,
literal|26
block|,
literal|34
block|,
literal|34
block|,
literal|30
block|,
literal|26
block|,
literal|34
block|,
literal|34
block|,
literal|30
block|,
literal|24
block|}
block|}
block|, 	}
block|,
comment|//static    A_UINT8            ctl_index_5g[OSPREY_NUM_CTLS_5G]=
block|{
comment|//pCtlIndex[0] =
literal|0x10
block|,
comment|//pCtlIndex[1] =
literal|0x16
block|,
comment|//pCtlIndex[2] =
literal|0x18
block|,
comment|//pCtlIndex[3] =
literal|0x40
block|,
comment|//pCtlIndex[4] =
literal|0x46
block|,
comment|//pCtlIndex[5] =
literal|0x48
block|,
comment|//pCtlIndex[6] =
literal|0x30
block|,
comment|//pCtlIndex[7] =
literal|0x36
block|,
comment|//pCtlIndex[8] =
literal|0x38
block|}
block|,
comment|//    A_UINT8   ctl_freqbin_5G[OSPREY_NUM_CTLS_5G][OSPREY_NUM_BAND_EDGES_5G];
block|{
block|{
comment|/* Data[0].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5280
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5600
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[0].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5825
argument_list|,
literal|0
argument_list|)
block|}
block|,
block|{
comment|/* Data[1].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5280
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5520
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[1].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5825
argument_list|,
literal|0
argument_list|)
block|}
block|,
block|{
comment|/* Data[2].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5190
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5230
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5270
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5310
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5510
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5550
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5670
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[2].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5755
argument_list|,
literal|0
argument_list|)
block|}
block|,
block|{
comment|/* Data[3].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5200
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[3].ctl_edges[6].bChannel*/
literal|0xFF
block|,
comment|/* Data[3].ctl_edges[7].bChannel*/
literal|0xFF
block|}
block|,
block|{
comment|/* Data[4].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[4].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[4].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[4].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[4].ctl_edges[4].bChannel*/
literal|0xFF
block|,
comment|/* Data[4].ctl_edges[5].bChannel*/
literal|0xFF
block|,
comment|/* Data[4].ctl_edges[6].bChannel*/
literal|0xFF
block|,
comment|/* Data[4].ctl_edges[7].bChannel*/
literal|0xFF
block|}
block|,
block|{
comment|/* Data[5].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5190
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5270
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5310
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5510
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5590
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5670
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[5].ctl_edges[6].bChannel*/
literal|0xFF
block|,
comment|/* Data[5].ctl_edges[7].bChannel*/
literal|0xFF
block|}
block|,
block|{
comment|/* Data[6].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5200
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5220
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5600
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[6].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|}
block|,
block|{
comment|/* Data[7].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5180
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5260
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5320
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5500
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5560
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5700
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5745
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[7].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5825
argument_list|,
literal|0
argument_list|)
block|}
block|,
block|{
comment|/* Data[8].ctl_edges[0].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5190
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[1].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5230
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[2].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5270
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[3].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5510
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[4].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5550
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[5].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5670
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[6].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5755
argument_list|,
literal|0
argument_list|)
block|,
comment|/* Data[8].ctl_edges[7].bChannel*/
name|FREQ2FBIN
argument_list|(
literal|5795
argument_list|,
literal|0
argument_list|)
block|}
block|}
block|,
comment|//static    OSP_CAL_CTL_DATA_5G   ctlData_5G[OSPREY_NUM_CTLS_5G]=
if|#
directive|if
name|AH_BYTE_ORDER
operator|==
name|AH_BIG_ENDIAN
block|{
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|,
block|{
literal|0
block|,
literal|60
block|}
block|,
block|{
literal|1
block|,
literal|60
block|}
block|}
block|}
block|, 	}
else|#
directive|else
block|{
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|}
block|}
block|,
block|{
block|{
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|,
block|{
literal|60
block|,
literal|0
block|}
block|,
block|{
literal|60
block|,
literal|1
block|}
block|}
block|}
block|, 	}
endif|#
directive|endif
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

