{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13091, "design__instance__area": 140223, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015125473029911518, "power__switching__total": 0.006149561144411564, "power__leakage__total": 1.5949811427162786e-07, "power__total": 0.021275194361805916, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3040537629955772, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29360656403838753, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33505377198838393, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.6111229473224693, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 98, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.33523082481024347, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3230029390934962, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.02161493267773922, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.784774156760609, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -35.364295603994094, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.784774156760609, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2879917219548497, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28042599591726575, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11134304904332634, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.387199616662183, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 115, "design__max_fanout_violation__count": 171, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": -0.284679038400284, "clock__skew__worst_setup": 0.27732036896264867, "timing__hold__ws": -0.00014832580028486104, "timing__setup__ws": -2.086046949778727, "timing__hold__tns": -0.00014832580028486104, "timing__setup__tns": -44.07257972206454, "timing__hold__wns": -0.00014832580028486104, "timing__setup__wns": -2.086046949778727, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13091, "design__instance__area__stdcell": 140223, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.745872, "design__instance__utilization__stdcell": 0.745872, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7922, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 301910, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3371, "design__instance__count__class:clock_buffer": 192, "design__instance__count__class:clock_inverter": 131, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2383, "antenna__violating__nets": 12, "antenna__violating__pins": 14, "route__antenna_violation__count": 12, "antenna_diodes_count": 76, "design__instance__count__class:antenna_cell": 76, "route__net": 10248, "route__net__special": 2, "route__drc_errors__iter:1": 6481, "route__wirelength__iter:1": 358980, "route__drc_errors__iter:2": 2289, "route__wirelength__iter:2": 355191, "route__drc_errors__iter:3": 2031, "route__wirelength__iter:3": 354248, "route__drc_errors__iter:4": 127, "route__wirelength__iter:4": 353534, "route__drc_errors__iter:5": 20, "route__wirelength__iter:5": 353501, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 353492, "route__drc_errors": 0, "route__wirelength": 353492, "route__vias": 76027, "route__vias__singlecut": 76027, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1096.98, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.29823963587348296, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2895251620398306, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3311467860319285, "timing__setup__ws__corner:min_tt_025C_1v80": 2.7986791454257864, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 55, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32520229096748055, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.31531908532275127, "timing__hold__ws__corner:min_ss_100C_1v60": 0.05852096750610262, "timing__setup__ws__corner:min_ss_100C_1v60": -1.4476269481777853, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -26.025008662515393, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.4476269481777853, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.284679038400284, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27732036896264867, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10874557118145163, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.511541046223138, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3099846855831652, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2983361142570515, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3388264209550605, "timing__setup__ws__corner:max_tt_025C_1v80": 2.4398448396665824, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 115, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34362955120676253, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.32999734434645, "timing__hold__ws__corner:max_ss_100C_1v60": -0.00014832580028486104, "timing__setup__ws__corner:max_ss_100C_1v60": -2.086046949778727, "timing__hold__tns__corner:max_ss_100C_1v60": -0.00014832580028486104, "timing__setup__tns__corner:max_ss_100C_1v60": -44.07257972206454, "timing__hold__wns__corner:max_ss_100C_1v60": -0.00014832580028486104, "timing__setup__wns__corner:max_ss_100C_1v60": -2.086046949778727, "timing__hold_vio__count__corner:max_ss_100C_1v60": 1, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.292318760804552, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2835266823792835, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11395440469340136, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.268304497324862, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 163, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79923, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000765852, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000864091, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000246655, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000864091, "design_powergrid__voltage__worst": 0.000864091, "design_powergrid__voltage__worst__net:VPWR": 1.79923, "design_powergrid__drop__worst": 0.000864091, "design_powergrid__drop__worst__net:VPWR": 0.000765852, "design_powergrid__voltage__worst__net:VGND": 0.000864091, "design_powergrid__drop__worst__net:VGND": 0.000864091, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000249, "ir__drop__worst": 0.000766, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}