// Seed: 264283983
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    output supply0 id_11
);
  assign id_11 = 1'b0;
  always @(posedge 1 or posedge id_6) begin
    id_3 = id_8;
  end
endmodule
module module_1 (
    output wand id_0,
    inout  tri0 id_1
);
  id_3(
      .id_0(id_4), .id_1(id_4), .id_2(1), .id_3(id_0 > 1)
  ); module_0(
      id_0, id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_0
  );
endmodule
