Analysis & Synthesis report for top_level
Mon Dec 02 22:51:15 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Dec 02 22:51:15 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top_level                                   ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; top_level          ; top_level          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 02 22:50:52 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dflip.vhd
    Info (12022): Found design unit 1: dflip-struct File: C:/Users/amrut/Downloads/cpu/top_level/dflip.vhd Line: 10
    Info (12023): Found entity 1: dflip File: C:/Users/amrut/Downloads/cpu/top_level/dflip.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file zero_check.vhd
    Info (12022): Found design unit 1: Zero_Check-struct File: C:/Users/amrut/Downloads/cpu/top_level/Zero_Check.vhd Line: 11
    Info (12023): Found entity 1: Zero_Check File: C:/Users/amrut/Downloads/cpu/top_level/Zero_Check.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file xor_16.vhd
    Info (12022): Found design unit 1: XOR_16-struct File: C:/Users/amrut/Downloads/cpu/top_level/XOR_16.vhd Line: 11
    Info (12023): Found entity 1: XOR_16 File: C:/Users/amrut/Downloads/cpu/top_level/XOR_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-arch File: C:/Users/amrut/Downloads/cpu/top_level/register_file.vhd Line: 11
    Info (12023): Found entity 1: register_file File: C:/Users/amrut/Downloads/cpu/top_level/register_file.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_16bit.vhd
    Info (12022): Found design unit 1: register_16bit-arch File: C:/Users/amrut/Downloads/cpu/top_level/register_16bit.vhd Line: 10
    Info (12023): Found entity 1: register_16bit File: C:/Users/amrut/Downloads/cpu/top_level/register_16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or_16.vhd
    Info (12022): Found design unit 1: OR_16-struct File: C:/Users/amrut/Downloads/cpu/top_level/OR_16.vhd Line: 11
    Info (12023): Found entity 1: OR_16 File: C:/Users/amrut/Downloads/cpu/top_level/OR_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file not_16.vhd
    Info (12022): Found design unit 1: NOT_16-struct File: C:/Users/amrut/Downloads/cpu/top_level/NOT_16.vhd Line: 11
    Info (12023): Found entity 1: NOT_16 File: C:/Users/amrut/Downloads/cpu/top_level/NOT_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_wide_8x1.vhd
    Info (12022): Found design unit 1: mux_16_wide_8x1-arch File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_wide_8x1.vhd Line: 10
    Info (12023): Found entity 1: mux_16_wide_8x1 File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_wide_8x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_bit_wide_8x1.vhd
    Info (12022): Found design unit 1: mux_16_bit_wide_8x1-struct File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_8x1.vhd Line: 12
    Info (12023): Found entity 1: mux_16_bit_wide_8x1 File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_8x1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_bit_wide_2x1.vhd
    Info (12022): Found design unit 1: mux_16_bit_wide_2x1-struct File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_2x1.vhd Line: 12
    Info (12023): Found entity 1: mux_16_bit_wide_2x1 File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_2x1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: multiplier-struct File: C:/Users/amrut/Downloads/cpu/top_level/multiplier.vhd Line: 12
    Info (12023): Found entity 1: multiplier File: C:/Users/amrut/Downloads/cpu/top_level/multiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file kogge_stone.vhd
    Info (12022): Found design unit 1: kogge_stone-struct File: C:/Users/amrut/Downloads/cpu/top_level/kogge_stone.vhd Line: 14
    Info (12023): Found entity 1: kogge_stone File: C:/Users/amrut/Downloads/cpu/top_level/kogge_stone.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file imply_16.vhd
    Info (12022): Found design unit 1: IMPLY_16-struct File: C:/Users/amrut/Downloads/cpu/top_level/IMPLY_16.vhd Line: 11
    Info (12023): Found entity 1: IMPLY_16 File: C:/Users/amrut/Downloads/cpu/top_level/IMPLY_16.vhd Line: 6
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 106
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 128
    Info (12023): Found entity 1: INVERTER File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 79
    Info (12023): Found entity 5: NOR_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 90
    Info (12023): Found entity 6: XOR_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 102
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 113
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl Line: 124
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-bhv File: C:/Users/amrut/Downloads/cpu/top_level/fsm.vhd Line: 15
    Info (12023): Found entity 1: fsm File: C:/Users/amrut/Downloads/cpu/top_level/fsm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file demux_16_wide_8x1.vhd
    Info (12022): Found design unit 1: demux_16_wide_8x1-arch File: C:/Users/amrut/Downloads/cpu/top_level/demux_16_wide_8x1.vhd Line: 10
    Info (12023): Found entity 1: demux_16_wide_8x1 File: C:/Users/amrut/Downloads/cpu/top_level/demux_16_wide_8x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3x8.vhd
    Info (12022): Found design unit 1: decoder_3x8-arch File: C:/Users/amrut/Downloads/cpu/top_level/decoder_3x8.vhd Line: 9
    Info (12023): Found entity 1: decoder_3x8 File: C:/Users/amrut/Downloads/cpu/top_level/decoder_3x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file and_16.vhd
    Info (12022): Found design unit 1: AND_16-struct File: C:/Users/amrut/Downloads/cpu/top_level/AND_16.vhd Line: 11
    Info (12023): Found entity 1: AND_16 File: C:/Users/amrut/Downloads/cpu/top_level/AND_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-struct File: C:/Users/amrut/Downloads/cpu/top_level/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: C:/Users/amrut/Downloads/cpu/top_level/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder_subtractor.vhd
    Info (12022): Found design unit 1: adder_subtractor-struct File: C:/Users/amrut/Downloads/cpu/top_level/adder_subtractor.vhd Line: 14
    Info (12023): Found entity 1: adder_subtractor File: C:/Users/amrut/Downloads/cpu/top_level/adder_subtractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 8x1_mux.vhd
    Info (12022): Found design unit 1: eight_to_one_mux-struct File: C:/Users/amrut/Downloads/cpu/top_level/8x1_mux.vhd Line: 12
    Info (12023): Found entity 1: eight_to_one_mux File: C:/Users/amrut/Downloads/cpu/top_level/8x1_mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 4x1_mux.vhd
    Info (12022): Found design unit 1: four_to_one_mux-struct File: C:/Users/amrut/Downloads/cpu/top_level/4x1_mux.vhd Line: 13
    Info (12023): Found entity 1: four_to_one_mux File: C:/Users/amrut/Downloads/cpu/top_level/4x1_mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 2x1_mux.vhd
    Info (12022): Found design unit 1: two_to_one_mux-struct File: C:/Users/amrut/Downloads/cpu/top_level/2x1_mux.vhd Line: 12
    Info (12023): Found entity 1: two_to_one_mux File: C:/Users/amrut/Downloads/cpu/top_level/2x1_mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_bit_wide_4x1.vhd
    Info (12022): Found design unit 1: mux_16_bit_wide_4x1-struct File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_4x1.vhd Line: 12
    Info (12023): Found entity 1: mux_16_bit_wide_4x1 File: C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_4x1.vhd Line: 6
Error (10500): VHDL syntax error at top_level.vhd(39) near text "fsm";  expecting "component" File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 39
Error (10500): VHDL syntax error at top_level.vhd(71) near text "memory";  expecting "component" File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 71
Error (10500): VHDL syntax error at top_level.vhd(100) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 100
Error (10500): VHDL syntax error at top_level.vhd(100) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 100
Error (10500): VHDL syntax error at top_level.vhd(101) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 101
Error (10500): VHDL syntax error at top_level.vhd(101) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 101
Error (10500): VHDL syntax error at top_level.vhd(102) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 102
Error (10500): VHDL syntax error at top_level.vhd(102) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 102
Error (10500): VHDL syntax error at top_level.vhd(103) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 103
Error (10500): VHDL syntax error at top_level.vhd(103) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 103
Error (10500): VHDL syntax error at top_level.vhd(104) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 104
Error (10500): VHDL syntax error at top_level.vhd(104) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 104
Error (10500): VHDL syntax error at top_level.vhd(108) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 108
Error (10500): VHDL syntax error at top_level.vhd(109) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 109
Error (10500): VHDL syntax error at top_level.vhd(110) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 110
Error (10500): VHDL syntax error at top_level.vhd(111) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 111
Error (10500): VHDL syntax error at top_level.vhd(113) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 113
Error (10500): VHDL syntax error at top_level.vhd(115) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 115
Error (10500): VHDL syntax error at top_level.vhd(115) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd Line: 115
Info (12021): Found 0 design units, including 0 entities, in source file top_level.vhd
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-Behavioral File: C:/Users/amrut/Downloads/cpu/top_level/memory.vhd Line: 17
    Info (12023): Found entity 1: memory File: C:/Users/amrut/Downloads/cpu/top_level/memory.vhd Line: 6
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Mon Dec 02 22:51:15 2024
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:47


