{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733521821073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733521821073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 00:50:21 2024 " "Processing started: Sat Dec  7 00:50:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733521821073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733521821073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733521821074 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1733521821314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825919 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(24) " "Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1733521825919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825921 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825921 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825921 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825924 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch.v(5) " "Verilog HDL Declaration information at fetch.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733521825926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare_predict.v 1 1 " "Found 1 design units, including 1 entities, in source file gshare_predict.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gshare_predict " "Found entity 1: Gshare_predict" {  } { { "Gshare_predict.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521825933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521825933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733521825965 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1733521825966 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1733521825966 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:uut " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch pipeline:uut\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"pipeline:uut\|fetch:fetch\"" {  } { { "pipeline.v" "fetch" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gshare_predict pipeline:uut\|fetch:fetch\|Gshare_predict:bpu " "Elaborating entity \"Gshare_predict\" for hierarchy \"pipeline:uut\|fetch:fetch\|Gshare_predict:bpu\"" {  } { { "fetch.v" "bpu" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder pipeline:uut\|fetch:fetch\|adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"pipeline:uut\|fetch:fetch\|adder:PCAdder\"" {  } { { "fetch.v" "PCAdder" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter pipeline:uut\|fetch:fetch\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"pipeline:uut\|fetch:fetch\|programCounter:pc\"" {  } { { "fetch.v" "pc" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory pipeline:uut\|fetch:fetch\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\"" {  } { { "fetch.v" "IM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521825998 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1733521825998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_11g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521826028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521826028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID pipeline:uut\|IFID:ifid " "Elaborating entity \"IFID\" for hierarchy \"pipeline:uut\|IFID:ifid\"" {  } { { "pipeline.v" "ifid" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode pipeline:uut\|decode:dcd " "Elaborating entity \"decode\" for hierarchy \"pipeline:uut\|decode:dcd\"" {  } { { "pipeline.v" "dcd" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit pipeline:uut\|decode:dcd\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"pipeline:uut\|decode:dcd\|controlUnit:CU\"" {  } { { "decode.v" "CU" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 pipeline:uut\|decode:dcd\|mux2x1:RFMux " "Elaborating entity \"mux2x1\" for hierarchy \"pipeline:uut\|decode:dcd\|mux2x1:RFMux\"" {  } { { "decode.v" "RFMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile pipeline:uut\|decode:dcd\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"pipeline:uut\|decode:dcd\|registerFile:RF\"" {  } { { "decode.v" "RF" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender pipeline:uut\|decode:dcd\|SignExtender:SignExtend " "Elaborating entity \"SignExtender\" for hierarchy \"pipeline:uut\|decode:dcd\|SignExtender:SignExtend\"" {  } { { "decode.v" "SignExtend" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection pipeline:uut\|hazard_detection:HDU " "Elaborating entity \"hazard_detection\" for hierarchy \"pipeline:uut\|hazard_detection:HDU\"" {  } { { "pipeline.v" "HDU" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX pipeline:uut\|IDEX:idex " "Elaborating entity \"IDEX\" for hierarchy \"pipeline:uut\|IDEX:idex\"" {  } { { "pipeline.v" "idex" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeline:uut\|execute:exec " "Elaborating entity \"execute\" for hierarchy \"pipeline:uut\|execute:exec\"" {  } { { "pipeline.v" "exec" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 pipeline:uut\|execute:exec\|mux4x1:frwrda " "Elaborating entity \"mux4x1\" for hierarchy \"pipeline:uut\|execute:exec\|mux4x1:frwrda\"" {  } { { "execute.v" "frwrda" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 pipeline:uut\|execute:exec\|mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"pipeline:uut\|execute:exec\|mux2x1:ALUMux\"" {  } { { "execute.v" "ALUMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipeline:uut\|execute:exec\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"pipeline:uut\|execute:exec\|ALU:alu\"" {  } { { "execute.v" "alu" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipeline:uut\|execute:exec\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"pipeline:uut\|execute:exec\|comparator:comp\"" {  } { { "execute.v" "comp" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit pipeline:uut\|forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"pipeline:uut\|forwarding_unit:fw\"" {  } { { "pipeline.v" "fw" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM pipeline:uut\|EXMEM:exmem " "Elaborating entity \"EXMEM\" for hierarchy \"pipeline:uut\|EXMEM:exmem\"" {  } { { "pipeline.v" "exmem" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory pipeline:uut\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"pipeline:uut\|dataMemory:DM\"" {  } { { "pipeline.v" "DM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826056 ""}  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1733521826056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733521826087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733521826087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB pipeline:uut\|MEMWB:memwb " "Elaborating entity \"MEMWB\" for hierarchy \"pipeline:uut\|MEMWB:memwb\"" {  } { { "pipeline.v" "memwb" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733521826089 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733521826161 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733521826161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1733521826221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.map.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1733521826254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733521826263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 00:50:26 2024 " "Processing ended: Sat Dec  7 00:50:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733521826263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733521826263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733521826263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733521826263 ""}
