<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>
defines: 
time_elapsed: 1.052s
ram usage: 45092 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpw8rpsdv1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:27</a>: No timescale set for &#34;fpu_cnt_lead0_lvl1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:27</a>: Compile module &#34;work@fpu_cnt_lead0_lvl1&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:27</a>: Top level module &#34;work@fpu_cnt_lead0_lvl1&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpw8rpsdv1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_cnt_lead0_lvl1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpw8rpsdv1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpw8rpsdv1/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_cnt_lead0_lvl1)
 |vpiName:work@fpu_cnt_lead0_lvl1
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_cnt_lead0_lvl1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@fpu_cnt_lead0_lvl1, file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>, line:27, parent:work@fpu_cnt_lead0_lvl1
   |vpiDefName:work@fpu_cnt_lead0_lvl1
   |vpiFullName:work@fpu_cnt_lead0_lvl1
   |vpiPort:
   \_port: (din), line:28
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:28
         |vpiName:din
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din
   |vpiPort:
   \_port: (din_3_0_eq_0), line:30
     |vpiName:din_3_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_0_eq_0), line:43
         |vpiName:din_3_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (din_3_2_eq_0), line:31
     |vpiName:din_3_2_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_2_eq_0), line:44
         |vpiName:din_3_2_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_2_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_4b_0), line:32
     |vpiName:lead0_4b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0), line:45
         |vpiName:lead0_4b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.lead0_4b_0
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_operation: , line:48
       |vpiOpType:3
       |vpiOperand:
       \_operation: , line:48
         |vpiOpType:7
         |vpiOperand:
         \_part_select: , line:48, parent:din
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (din)
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_ref_obj: (din_3_0_eq_0), line:48
       |vpiName:din_3_0_eq_0
       |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_0_eq_0
       |vpiActual:
       \_logic_net: (din_3_0_eq_0), line:43
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_operation: , line:50
       |vpiOpType:3
       |vpiOperand:
       \_operation: , line:50
         |vpiOpType:7
         |vpiOperand:
         \_part_select: , line:50, parent:din
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (din)
           |vpiLeftRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiLhs:
     \_ref_obj: (din_3_2_eq_0), line:50
       |vpiName:din_3_2_eq_0
       |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_2_eq_0
       |vpiActual:
       \_logic_net: (din_3_2_eq_0), line:44
   |vpiContAssign:
   \_cont_assign: , line:52
     |vpiRhs:
     \_operation: , line:52
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:52
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:52
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_3_2_eq_0), line:52
             |vpiName:din_3_2_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_2_eq_0
         |vpiOperand:
         \_operation: , line:52
           |vpiOpType:3
           |vpiOperand:
           \_bit_select: (din), line:52
             |vpiName:din
             |vpiIndex:
             \_constant: , line:52
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
       |vpiOperand:
       \_operation: , line:53
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_3_2_eq_0), line:53
           |vpiName:din_3_2_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_2_eq_0
         |vpiOperand:
         \_operation: , line:53
           |vpiOpType:3
           |vpiOperand:
           \_bit_select: (din), line:53
             |vpiName:din
             |vpiIndex:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
     |vpiLhs:
     \_ref_obj: (lead0_4b_0), line:52
       |vpiName:lead0_4b_0
       |vpiFullName:work@fpu_cnt_lead0_lvl1.lead0_4b_0
       |vpiActual:
       \_logic_net: (lead0_4b_0), line:45
   |vpiNet:
   \_logic_net: (din_3_0_eq_0), line:43
   |vpiNet:
   \_logic_net: (din_3_2_eq_0), line:44
   |vpiNet:
   \_logic_net: (lead0_4b_0), line:45
   |vpiNet:
   \_logic_net: (din), line:28
 |uhdmtopModules:
 \_module: work@fpu_cnt_lead0_lvl1 (work@fpu_cnt_lead0_lvl1), file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>, line:27
   |vpiDefName:work@fpu_cnt_lead0_lvl1
   |vpiName:work@fpu_cnt_lead0_lvl1
   |vpiPort:
   \_port: (din), line:28, parent:work@fpu_cnt_lead0_lvl1
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:28, parent:work@fpu_cnt_lead0_lvl1
         |vpiName:din
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din
   |vpiPort:
   \_port: (din_3_0_eq_0), line:30, parent:work@fpu_cnt_lead0_lvl1
     |vpiName:din_3_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_0_eq_0), line:43, parent:work@fpu_cnt_lead0_lvl1
         |vpiName:din_3_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (din_3_2_eq_0), line:31, parent:work@fpu_cnt_lead0_lvl1
     |vpiName:din_3_2_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_2_eq_0), line:44, parent:work@fpu_cnt_lead0_lvl1
         |vpiName:din_3_2_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.din_3_2_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_4b_0), line:32, parent:work@fpu_cnt_lead0_lvl1
     |vpiName:lead0_4b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0), line:45, parent:work@fpu_cnt_lead0_lvl1
         |vpiName:lead0_4b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl1.lead0_4b_0
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din_3_0_eq_0), line:43, parent:work@fpu_cnt_lead0_lvl1
   |vpiNet:
   \_logic_net: (din_3_2_eq_0), line:44, parent:work@fpu_cnt_lead0_lvl1
   |vpiNet:
   \_logic_net: (lead0_4b_0), line:45, parent:work@fpu_cnt_lead0_lvl1
   |vpiNet:
   \_logic_net: (din), line:28, parent:work@fpu_cnt_lead0_lvl1
Object: \work_fpu_cnt_lead0_lvl1 of type 3000
Object: \work_fpu_cnt_lead0_lvl1 of type 32
Object: \din of type 44
Object: \din_3_0_eq_0 of type 44
Object: \din_3_2_eq_0 of type 44
Object: \lead0_4b_0 of type 44
Object: \din_3_0_eq_0 of type 36
Object: \din_3_2_eq_0 of type 36
Object: \lead0_4b_0 of type 36
Object: \din of type 36
Object: \work_fpu_cnt_lead0_lvl1 of type 32
Object:  of type 8
Object: \din_3_0_eq_0 of type 608
Object: \din_3_0_eq_0 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \din of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \din_3_2_eq_0 of type 608
Object: \din_3_2_eq_0 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \din of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lead0_4b_0 of type 608
Object: \lead0_4b_0 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_3_2_eq_0 of type 608
Object:  of type 39
Object: \din of type 106
Object:  of type 7
Object:  of type 39
Object: \din_3_2_eq_0 of type 608
Object:  of type 39
Object: \din of type 106
Object:  of type 7
Object: \din_3_0_eq_0 of type 36
Object: \din_3_2_eq_0 of type 36
Object: \lead0_4b_0 of type 36
Object: \din of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_cnt_lead0_lvl1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28d5230] str=&#39;\work_fpu_cnt_lead0_lvl1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:28</a>.0-28.0&gt; [0x28d54c0] str=&#39;\din&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:30</a>.0-30.0&gt; [0x28d5870] str=&#39;\din_3_0_eq_0&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:31</a>.0-31.0&gt; [0x28d5a50] str=&#39;\din_3_2_eq_0&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:32</a>.0-32.0&gt; [0x28d5c10] str=&#39;\lead0_4b_0&#39; output reg port=4
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d5f50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6090] str=&#39;\din_3_0_eq_0&#39;
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d65a0]
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28d70d0]
            AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d66e0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6980] str=&#39;\din&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6db0]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d7250] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28e8470] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8630]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8750] str=&#39;\din_3_2_eq_0&#39;
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8ab0]
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28e90d0]
            AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8bd0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8d70] str=&#39;\din&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8f30]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e9250] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e9410] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e95d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e96f0] str=&#39;\lead0_4b_0&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9a50]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9b70]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9d10]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28ea0f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9ef0] str=&#39;\din_3_2_eq_0&#39;
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea230]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28ea8f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea370] str=&#39;\din&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea530]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea6d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eaa10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eab30] str=&#39;\din_3_2_eq_0&#39;
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28ead10]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28eb3f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eae70] str=&#39;\din&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eb030]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eb1d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Warning: reg &#39;\din_3_0_eq_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0.
Warning: reg &#39;\din_3_2_eq_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0.
Warning: reg &#39;\lead0_4b_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28d5230] str=&#39;\work_fpu_cnt_lead0_lvl1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:28</a>.0-28.0&gt; [0x28d54c0] str=&#39;\din&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:30</a>.0-30.0&gt; [0x28d5870] str=&#39;\din_3_0_eq_0&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:31</a>.0-31.0&gt; [0x28d5a50] str=&#39;\din_3_2_eq_0&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:32</a>.0-32.0&gt; [0x28d5c10] str=&#39;\lead0_4b_0&#39; output reg basic_prep port=4 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d5f50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6090 -&gt; 0x28d5870] str=&#39;\din_3_0_eq_0&#39; basic_prep
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d65a0] basic_prep
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28d70d0] basic_prep
            AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d66e0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6980 -&gt; 0x28d54c0] str=&#39;\din&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d6db0] basic_prep range=[3:0]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28d7250] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&gt; [0x28e8470] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8630] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8750 -&gt; 0x28d5a50] str=&#39;\din_3_2_eq_0&#39; basic_prep
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8ab0] basic_prep
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28e90d0] basic_prep
            AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8bd0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8d70 -&gt; 0x28d54c0] str=&#39;\din&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e8f30] basic_prep range=[3:2]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e9250] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&gt; [0x28e9410] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e95d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e96f0 -&gt; 0x28d5c10] str=&#39;\lead0_4b_0&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9a50] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9b70] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9d10] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28ea0f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28e9ef0 -&gt; 0x28d5a50] str=&#39;\din_3_2_eq_0&#39; basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea230] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28ea8f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea370 -&gt; 0x28d54c0] str=&#39;\din&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea530] basic_prep range=[3:3]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&gt; [0x28ea6d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eaa10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eab30 -&gt; 0x28d5a50] str=&#39;\din_3_2_eq_0&#39; basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28ead10] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28eb3f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eae70 -&gt; 0x28d54c0] str=&#39;\din&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eb030] basic_prep range=[1:1]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&gt; [0x28eb1d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>: Warning: Range [3:0] select out of bounds on signal `\din&#39;: Setting 3 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>: Warning: Range select [3:2] out of bounds on signal `\din&#39;: Setting all 2 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>: Warning: Range select out of bounds on signal `\din&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>: Warning: Range select out of bounds on signal `\din&#39;: Setting result bit to undef.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl1

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl1..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_cnt_lead0_lvl1 ===

   Number of wires:                 14
   Number of wire bits:             14
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $logic_and                      2
     $logic_not                      5
     $logic_or                       1
     $reduce_or                      2

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl1..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_cnt_lead0_lvl1&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din_3_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;din_3_2_eq_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;lead0_4b_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ 10 ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$reduce_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$reduce_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 12 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$reduce_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&#34;
          }
        },
        &#34;$reduce_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&#34;
          }
        },
        &#34;din&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:28</a>.0-28.0&#34;
          }
        },
        &#34;din_3_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:30</a>.0-30.0&#34;
          }
        },
        &#34;din_3_2_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:31</a>.0-31.0&#34;
          }
        },
        &#34;lead0_4b_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:32</a>.0-32.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_cnt_lead0_lvl1&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_cnt_lead0_lvl1(din, din_3_0_eq_0, din_3_2_eq_0, lead0_4b_0);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&#34; *)
  wire _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:28</a>.0-28.0&#34; *)
  input din;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:30</a>.0-30.0&#34; *)
  output din_3_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:31</a>.0-31.0&#34; *)
  output din_3_2_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:32</a>.0-32.0&#34; *)
  output lead0_4b_0;
  assign _00_ = _04_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34; *) _05_;
  assign _01_ = din_3_2_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-53" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:53</a>.0-53.0&#34; *) _06_;
  assign _02_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _08_;
  assign _03_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _09_;
  assign _04_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_3_2_eq_0;
  assign _05_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx;
  assign _06_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx;
  assign _07_ = _00_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:52</a>.0-52.0&#34; *) _01_;
  assign _08_ = | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:48</a>.0-48.0&#34; *) { 3&#39;hx, din };
  assign _09_ = | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html#l-50" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v:50</a>.0-50.0&#34; *) 2&#39;hx;
  assign din_3_0_eq_0 = _02_;
  assign din_3_2_eq_0 = _03_;
  assign lead0_4b_0 = _07_;
endmodule

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: d0e9ce911b, CPU: user 0.01s system 0.00s, MEM: 13.12 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_json (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>