#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 25 23:11:07 2022
# Process ID: 12668
# Current directory: E:/tests/425_1/NVDLA_SMALL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10524 E:\tests\425_1\NVDLA_SMALL\NVDLA_3.xpr
# Log file: E:/tests/425_1/NVDLA_SMALL/vivado.log
# Journal file: E:/tests/425_1/NVDLA_SMALL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/tests/425_1/NVDLA_SMALL/NVDLA_3.xpr
open_bd_design {E:/tests/425_1/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets reset_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_diff_clock ( System differential clock ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
