# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cmod_A7-hf_gen_fpga.srcs/sources_1/new/hf_gen_fpga.vhd" \
"../../../../Cmod_A7-hf_gen_fpga.srcs/sources_1/new/tb_hf_gen_fpga.vhd" \

# Do not sort compile order
nosort
