/*
mgsim: Microgrid Simulator
Copyright (C) 2006,2007,2008,2009  The Microgrid Project.

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Library General Public
License as published by the Free Software Foundation; either
version 2 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
Library General Public License for more details.

You should have received a copy of the GNU Library General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA
*/
#include <cassert>
#include <cmath>
#include "BankedMemory.h"
using namespace Simulator;
using namespace std;

BankedMemory::Bank::Bank()
    : busy(false)
{
}

void BankedMemory::Request::release()
{
    if (refcount != NULL && --*refcount == 0) {
        delete[] (char*)data.data;
        delete refcount;
    }
}

BankedMemory::Request& BankedMemory::Request::operator =(const Request& req)
{
    release();
    refcount  = req.refcount;
    callback  = req.callback;
    write     = req.write;
    address   = req.address;
    data      = req.data;
    ++*refcount;
    return *this;
}

BankedMemory::Request::Request(const Request& req) : refcount(NULL) { *this = req; }
BankedMemory::Request::Request() { refcount = new unsigned long(1); data.data = NULL; }
BankedMemory::Request::~Request() { release(); }

void BankedMemory::registerListener(IMemoryCallback& callback)
{
    m_caches.insert(&callback);
}

void BankedMemory::unregisterListener(IMemoryCallback& callback)
{
    m_caches.erase(&callback);
}

size_t BankedMemory::GetBankFromAddress(MemAddr address) const
{
    // We work on whole cache lines
    address >>= 6;

    uint64_t hash = (31 * address / m_banks.size() / 32);

    return (size_t)((hash + address) % m_banks.size());
}

void BankedMemory::AddRequest(Pipeline& queue, const Request& request, bool data)
{
    // Get the initial delay, independent of message size
    CycleNo now  = getKernel()->getCycleNo();
    CycleNo done = now + (CycleNo)(log((double)m_banks.size()) / log(2.0));
    
    Pipeline::reverse_iterator p = queue.rbegin();
    if (p != queue.rend() && done < p->first)
    {
        // We're waiting for another message to be sent, so skip the initial delay
        // (pretend our data comes after the data of the previous message)
        done = p->first;
    }
    
    if (data)
    {
        // This delay is the time is takes for the message body to traverse the network
        done += (request.data.size + m_config.sizeOfLine - 1) / m_config.sizeOfLine;
    }
    
    // At least one size for the 'header'
    done++;
    
    queue.insert(make_pair(done, request));
}

Result BankedMemory::read(IMemoryCallback& callback, MemAddr address, void* data, MemSize size, MemTag tag)
{
    if (size > SIZE_MAX)
    {
        throw InvalidArgumentException("Size argument too big");
    }
    
    Pipeline& queue = m_banks[ GetBankFromAddress(address) ].incoming;
	if (m_config.bufferSize == INFINITE || queue.size() < m_config.bufferSize)
    {
        COMMIT
        {
            Request request;
            request.address   = address;
            request.callback  = &callback;
            request.data.data = new char[ (size_t)size ];
            request.data.size = size;
            request.data.tag  = tag;
            request.write     = false;
            AddRequest(queue, request, false);
        }
        return DELAYED;
    }
    return FAILED;
}

Result BankedMemory::write(IMemoryCallback& callback, MemAddr address, void* data, MemSize size, MemTag tag)
{
    if (size > SIZE_MAX)
    {
        throw InvalidArgumentException("Size argument too big");
    }

    Pipeline& queue = m_banks[ GetBankFromAddress(address) ].incoming;
    if (m_config.bufferSize == INFINITE || queue.size() < m_config.bufferSize)
    {
		assert(tag.fid != INVALID_LFID);
		
        Request request;
        request.address   = address;
        request.callback  = &callback;
        request.data.data = new char[ (size_t)size ];
        request.data.size = size;
        request.data.tag  = tag;
        request.write     = true;
        memcpy(request.data.data, data, (size_t)size);

        // Broadcast the snoop data
        for (set<IMemoryCallback*>::iterator p = m_caches.begin(); p != m_caches.end(); p++)
        {
            if (!(*p)->onMemorySnooped(request.address, request.data))
            {
                return FAILED;
            }
        }

        COMMIT
        {
            // Calculate completion time
            AddRequest(queue, request, true);
        }
        return DELAYED;
    }
    return FAILED;
}

void BankedMemory::read(MemAddr address, void* data, MemSize size)
{
    return VirtualMemory::read(address, data, size);
}

void BankedMemory::write(MemAddr address, const void* data, MemSize size, int perm)
{
	return VirtualMemory::write(address, data, size, perm);
}

bool BankedMemory::checkPermissions(MemAddr address, MemSize size, int access) const
{
	return VirtualMemory::CheckPermissions(address, size, access);
}

Result BankedMemory::onCycleWritePhase(unsigned int stateIndex)
{
    CycleNo now = getKernel()->getCycleNo();
    if (stateIndex < 2 * m_banks.size())
    {
        // Process a queue
        bool incoming = (stateIndex % 2) != 0;
        int  index    = (stateIndex / 2);
        Bank&     bank  = m_banks[index];
        Pipeline& queue = (incoming) ? bank.incoming : bank.outgoing;
    
        Pipeline::iterator p = queue.begin();
        if (p == queue.end())
        {
            // Empty queue, nothing to do
            return DELAYED;
        }
        
        if (p->first <= now)
        {
            // This request has arrived, process it
            Request& request = p->second;
    
            if (incoming)
            {
                // Incoming pipeline, send it to the bank
                if (bank.busy)
                {
                    return FAILED;
                }
                    
                COMMIT
                {
                    // Calculate bank read/write delay
                    CycleNo delay = m_config.baseRequestTime + m_config.timePerLine * (request.data.size + m_config.sizeOfLine - 1) / m_config.sizeOfLine;
                            
                    bank.request = request;
                    bank.busy    = true;
                    bank.done    = now + delay;
                }
            }
            else
            {
                // Outgoing pipeline, send it to the callback
                if (request.write) {
                    if (!request.callback->onMemoryWriteCompleted(request.data.tag)) {
                        return FAILED;
                    }
                } else {
                    if (!request.callback->onMemoryReadCompleted(request.data)) {
                        return FAILED;
                    }
                }
            }
            COMMIT{ queue.erase(p); }
        }
    }
    else
    {
        // Process a bank
        size_t index = stateIndex - 2 * m_banks.size();
        Bank& bank = m_banks[index];
        if (!bank.busy)
        {
            // Nothing to do
            return DELAYED;
        }
        
        if (bank.done <= now)
        {
            // This bank is done serving the request
            if (bank.request.write) {
                VirtualMemory::write(bank.request.address, bank.request.data.data, bank.request.data.size);
            } else {
                VirtualMemory::read(bank.request.address, bank.request.data.data, bank.request.data.size);
            }

            // Move it to the outgoing queue
            COMMIT
            {
                AddRequest(bank.outgoing, bank.request, !bank.request.write);

                bank.busy = false;
            }
        }
    }             
    return SUCCESS;
}

BankedMemory::BankedMemory(Object* parent, Kernel& kernel, const std::string& name, const Config& config, size_t nProcs) :
    IComponent(parent, kernel, name, (unsigned int)(3 * config.numBanks) ),
    m_config(config), m_banks(config.numBanks)
{
}
