Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Udemy_Project\Udemy_Project.PcbDoc
Date     : 8/14/2023
Time     : 4:55:44 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=70mil) (Preferred=11mil) (All)
Rule Violations :0

Processing Rule : SMD To Corner (Distance=1mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=1mil) (Conductor Width=1mil) (Air Gap=1mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.931mil < 10mil) Between Pad C33-2(3970.847mil,1069.607mil) on Bottom Layer And Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J7-1(2641.732mil,889.764mil) on Multi-Layer And Pad J7-2(2641.732mil,830.709mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J7-2(2641.732mil,830.709mil) on Multi-Layer And Pad J7-3(2641.732mil,771.654mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J7-3(2641.732mil,771.654mil) on Multi-Layer And Pad J7-4(2641.732mil,712.598mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J7-4(2641.732mil,712.598mil) on Multi-Layer And Pad J7-5(2641.732mil,653.543mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J7-5(2641.732mil,653.543mil) on Multi-Layer And Pad J7-6(2641.732mil,594.488mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J8-2(3220.472mil,692.913mil) on Multi-Layer And Pad J8-3(3220.472mil,633.858mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J8-3(3220.472mil,633.858mil) on Multi-Layer And Pad J8-4(3220.472mil,574.803mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J8-4(3220.472mil,574.803mil) on Multi-Layer And Pad J8-5(3220.472mil,515.748mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J8-5(3220.472mil,515.748mil) on Multi-Layer And Pad J8-6(3220.472mil,456.693mil) on Multi-Layer [Top Solder] Mask Sliver [7.874mil] / [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad Q1-1(2177.165mil,427.165mil) on Top Layer And Pad Q1-2(2151.575mil,427.165mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad Q1-2(2151.575mil,427.165mil) on Top Layer And Pad Q1-3(2125.984mil,427.165mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad Q1-3(2125.984mil,427.165mil) on Top Layer And Pad Q1-4(2100.394mil,427.165mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad Q1-4(2100.394mil,427.165mil) on Top Layer And Pad Q1-5(2074.803mil,427.165mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.241mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.241mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-1(2309.055mil,1785.433mil) on Top Layer And Pad U3-2(2309.055mil,1765.748mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-10(2309.055mil,1608.268mil) on Top Layer And Pad U3-11(2309.055mil,1588.583mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-10(2309.055mil,1608.268mil) on Top Layer And Pad U3-9(2309.055mil,1627.953mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-11(2309.055mil,1588.583mil) on Top Layer And Pad U3-12(2309.055mil,1568.898mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-13(2368.11mil,1509.843mil) on Top Layer And Pad U3-14(2387.795mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-14(2387.795mil,1509.843mil) on Top Layer And Pad U3-15(2407.48mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-15(2407.48mil,1509.843mil) on Top Layer And Pad U3-16(2427.165mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-16(2427.165mil,1509.843mil) on Top Layer And Pad U3-17(2446.851mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-17(2446.851mil,1509.843mil) on Top Layer And Pad U3-18(2466.535mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-18(2466.535mil,1509.843mil) on Top Layer And Pad U3-19(2486.22mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-19(2486.22mil,1509.843mil) on Top Layer And Pad U3-20(2505.906mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-2(2309.055mil,1765.748mil) on Top Layer And Pad U3-3(2309.055mil,1746.063mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-20(2505.906mil,1509.843mil) on Top Layer And Pad U3-21(2525.591mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-21(2525.591mil,1509.843mil) on Top Layer And Pad U3-22(2545.276mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-22(2545.276mil,1509.843mil) on Top Layer And Pad U3-23(2564.961mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-23(2564.961mil,1509.843mil) on Top Layer And Pad U3-24(2584.646mil,1509.843mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-25(2643.701mil,1568.898mil) on Top Layer And Pad U3-26(2643.701mil,1588.583mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-26(2643.701mil,1588.583mil) on Top Layer And Pad U3-27(2643.701mil,1608.268mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-27(2643.701mil,1608.268mil) on Top Layer And Pad U3-28(2643.701mil,1627.953mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-28(2643.701mil,1627.953mil) on Top Layer And Pad U3-29(2643.701mil,1647.638mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-29(2643.701mil,1647.638mil) on Top Layer And Pad U3-30(2643.701mil,1667.323mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-3(2309.055mil,1746.063mil) on Top Layer And Pad U3-4(2309.055mil,1726.378mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-30(2643.701mil,1667.323mil) on Top Layer And Pad U3-31(2643.701mil,1687.008mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-31(2643.701mil,1687.008mil) on Top Layer And Pad U3-32(2643.701mil,1706.693mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-32(2643.701mil,1706.693mil) on Top Layer And Pad U3-33(2643.701mil,1726.378mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-33(2643.701mil,1726.378mil) on Top Layer And Pad U3-34(2643.701mil,1746.063mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-34(2643.701mil,1746.063mil) on Top Layer And Pad U3-35(2643.701mil,1765.748mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-35(2643.701mil,1765.748mil) on Top Layer And Pad U3-36(2643.701mil,1785.433mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-37(2584.646mil,1844.488mil) on Top Layer And Pad U3-38(2564.961mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-38(2564.961mil,1844.488mil) on Top Layer And Pad U3-39(2545.276mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-39(2545.276mil,1844.488mil) on Top Layer And Pad U3-40(2525.59mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-4(2309.055mil,1726.378mil) on Top Layer And Pad U3-5(2309.055mil,1706.693mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-40(2525.59mil,1844.488mil) on Top Layer And Pad U3-41(2505.905mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-41(2505.905mil,1844.488mil) on Top Layer And Pad U3-42(2486.22mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-42(2486.22mil,1844.488mil) on Top Layer And Pad U3-43(2466.535mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-43(2466.535mil,1844.488mil) on Top Layer And Pad U3-44(2446.85mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-44(2446.85mil,1844.488mil) on Top Layer And Pad U3-45(2427.165mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-45(2427.165mil,1844.488mil) on Top Layer And Pad U3-46(2407.48mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-46(2407.48mil,1844.488mil) on Top Layer And Pad U3-47(2387.795mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-47(2387.795mil,1844.488mil) on Top Layer And Pad U3-48(2368.11mil,1844.488mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-5(2309.055mil,1706.693mil) on Top Layer And Pad U3-6(2309.055mil,1687.008mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-6(2309.055mil,1687.008mil) on Top Layer And Pad U3-7(2309.055mil,1667.323mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-7(2309.055mil,1667.323mil) on Top Layer And Pad U3-8(2309.055mil,1647.638mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U3-8(2309.055mil,1647.638mil) on Top Layer And Pad U3-9(2309.055mil,1627.953mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U4-1(2179.134mil,680.118mil) on Top Layer And Pad U4-2(2141.732mil,680.118mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U4-2(2141.732mil,680.118mil) on Top Layer And Pad U4-3(2104.331mil,680.118mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U4-4(2104.331mil,587.598mil) on Top Layer And Pad U4-5(2141.732mil,587.598mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U4-5(2141.732mil,587.598mil) on Top Layer And Pad U4-6(2179.134mil,587.598mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,766.339mil) on Top Layer And Pad U5-39(553.74mil,802.461mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,766.339mil) on Top Layer And Pad U5-39(589.862mil,766.339mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,802.461mil) on Multi-Layer And Pad U5-39(553.74mil,838.583mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,838.583mil) on Top Layer And Pad U5-39(553.74mil,874.705mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,838.583mil) on Top Layer And Pad U5-39(589.862mil,838.583mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,874.705mil) on Multi-Layer And Pad U5-39(553.74mil,910.827mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(553.74mil,910.827mil) on Top Layer And Pad U5-39(589.862mil,910.827mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(589.862mil,766.339mil) on Multi-Layer And Pad U5-39(625.984mil,766.339mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(589.862mil,838.583mil) on Multi-Layer And Pad U5-39(625.984mil,838.583mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(589.862mil,910.827mil) on Multi-Layer And Pad U5-39(625.984mil,910.827mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,766.339mil) on Top Layer And Pad U5-39(625.984mil,802.461mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,766.339mil) on Top Layer And Pad U5-39(662.106mil,766.339mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,802.461mil) on Multi-Layer And Pad U5-39(625.984mil,838.583mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,838.583mil) on Top Layer And Pad U5-39(625.984mil,874.705mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,838.583mil) on Top Layer And Pad U5-39(662.106mil,838.583mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,874.705mil) on Multi-Layer And Pad U5-39(625.984mil,910.827mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(625.984mil,910.827mil) on Top Layer And Pad U5-39(662.106mil,910.827mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(662.106mil,766.339mil) on Multi-Layer And Pad U5-39(698.228mil,766.339mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(662.106mil,838.583mil) on Multi-Layer And Pad U5-39(698.228mil,838.583mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(662.106mil,910.827mil) on Multi-Layer And Pad U5-39(698.228mil,910.827mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(698.228mil,766.339mil) on Top Layer And Pad U5-39(698.228mil,802.461mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(698.228mil,802.461mil) on Multi-Layer And Pad U5-39(698.228mil,838.583mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(698.228mil,838.583mil) on Top Layer And Pad U5-39(698.228mil,874.705mil) on Multi-Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mil < 10mil) Between Pad U5-39(698.228mil,874.705mil) on Multi-Layer And Pad U5-39(698.228mil,910.827mil) on Top Layer [Top Solder] Mask Sliver [0.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U8-1(3602.362mil,348.425mil) on Bottom Layer And Pad U8-2(3602.362mil,385.827mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U8-2(3602.362mil,385.827mil) on Bottom Layer And Pad U8-3(3602.362mil,423.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.842mil]
Rule Violations :89

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.639mil < 10mil) Between Arc (217.635mil,1518.046mil) on Top Overlay And Pad J1-3(287.402mil,1797.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.665mil < 10mil) Between Arc (3980.471mil,1641.577mil) on Top Overlay And Pad D7-1(3948.819mil,1429.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.981mil < 10mil) Between Pad BR1-1(1433.071mil,2098.228mil) on Top Layer And Track (1390.641mil,2041.445mil)(1390.641mil,2364.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.981mil < 10mil) Between Pad BR1-2(1433.071mil,2303.347mil) on Top Layer And Track (1390.641mil,2041.445mil)(1390.641mil,2364.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.736mil < 10mil) Between Pad BR1-4(1086.614mil,2098.229mil) on Top Layer And Track (1130.799mil,2037.508mil)(1130.799mil,2364.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(2051.189mil,1830.709mil) on Top Layer And Track (1967.989mil,1848.009mil)(2070.989mil,1848.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C15-1(2051.189mil,1830.709mil) on Top Layer And Track (1969.389mil,1813.009mil)(2071.789mil,1813.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(2051.189mil,1830.709mil) on Top Layer And Track (2070.989mil,1848.009mil)(2071.789mil,1847.209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(2051.189mil,1830.709mil) on Top Layer And Track (2071.789mil,1813.009mil)(2071.789mil,1847.209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.549mil < 10mil) Between Pad C15-2(1988.189mil,1830.709mil) on Top Layer And Text "C15" (1956.688mil,1779.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(1988.189mil,1830.709mil) on Top Layer And Track (1967.989mil,1814.409mil)(1967.989mil,1848.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(1988.189mil,1830.709mil) on Top Layer And Track (1967.989mil,1848.009mil)(2070.989mil,1848.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C15-2(1988.189mil,1830.709mil) on Top Layer And Track (1969.389mil,1813.009mil)(2071.789mil,1813.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(1988.189mil,1574.803mil) on Top Layer And Track (1904.989mil,1592.103mil)(2007.989mil,1592.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C16-1(1988.189mil,1574.803mil) on Top Layer And Track (1906.389mil,1557.103mil)(2008.789mil,1557.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(1988.189mil,1574.803mil) on Top Layer And Track (2007.989mil,1592.103mil)(2008.789mil,1591.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(1988.189mil,1574.803mil) on Top Layer And Track (2008.789mil,1557.103mil)(2008.789mil,1591.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(1925.189mil,1574.803mil) on Top Layer And Track (1904.989mil,1558.503mil)(1904.989mil,1592.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(1925.189mil,1574.803mil) on Top Layer And Track (1904.989mil,1592.103mil)(2007.989mil,1592.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C16-2(1925.189mil,1574.803mil) on Top Layer And Track (1906.389mil,1557.103mil)(2008.789mil,1557.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2105.469mil,1467.756mil) on Top Layer And Track (2085.269mil,1451.456mil)(2085.269mil,1485.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2105.469mil,1467.756mil) on Top Layer And Track (2085.269mil,1485.056mil)(2188.269mil,1485.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C17-2(2105.469mil,1467.756mil) on Top Layer And Track (2086.669mil,1450.056mil)(2189.069mil,1450.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C20-2(2740.157mil,1807.087mil) on Top Layer And Track (2722.457mil,1723.487mil)(2722.457mil,1825.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(2740.157mil,1807.087mil) on Top Layer And Track (2723.858mil,1827.287mil)(2757.457mil,1827.287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(2740.157mil,1807.087mil) on Top Layer And Track (2757.457mil,1724.287mil)(2757.457mil,1827.287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(1484.26mil,1405.512mil) on Top Layer And Track (1401.06mil,1422.812mil)(1504.06mil,1422.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C2-1(1484.26mil,1405.512mil) on Top Layer And Track (1402.46mil,1387.812mil)(1504.86mil,1387.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(1484.26mil,1405.512mil) on Top Layer And Track (1504.06mil,1422.812mil)(1504.86mil,1422.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(1484.26mil,1405.512mil) on Top Layer And Track (1504.86mil,1387.812mil)(1504.86mil,1422.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(2704.724mil,1480.323mil) on Top Layer And Track (2687.424mil,1397.123mil)(2687.424mil,1500.123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(2704.724mil,1480.323mil) on Top Layer And Track (2687.424mil,1500.123mil)(2688.224mil,1500.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(2704.724mil,1480.323mil) on Top Layer And Track (2688.224mil,1500.923mil)(2722.424mil,1500.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C22-1(2704.724mil,1480.323mil) on Top Layer And Track (2722.424mil,1398.523mil)(2722.424mil,1500.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(2704.724mil,1417.323mil) on Top Layer And Track (2687.424mil,1397.123mil)(2687.424mil,1500.123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(2704.724mil,1417.323mil) on Top Layer And Track (2687.424mil,1397.123mil)(2721.024mil,1397.123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C22-2(2704.724mil,1417.323mil) on Top Layer And Track (2722.424mil,1398.523mil)(2722.424mil,1500.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(2220.472mil,1598.433mil) on Top Layer And Track (2203.172mil,1515.233mil)(2203.172mil,1618.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(2220.472mil,1598.433mil) on Top Layer And Track (2203.172mil,1618.233mil)(2203.972mil,1619.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(2220.472mil,1598.433mil) on Top Layer And Track (2203.972mil,1619.033mil)(2238.172mil,1619.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C23-1(2220.472mil,1598.433mil) on Top Layer And Track (2238.172mil,1516.633mil)(2238.172mil,1619.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.174mil < 10mil) Between Pad C23-2(2220.472mil,1535.433mil) on Top Layer And Text "C23" (2275.585mil,1465.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-2(2220.472mil,1535.433mil) on Top Layer And Track (2203.172mil,1515.233mil)(2203.172mil,1618.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-2(2220.472mil,1535.433mil) on Top Layer And Track (2203.172mil,1515.233mil)(2236.772mil,1515.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C23-2(2220.472mil,1535.433mil) on Top Layer And Track (2238.172mil,1516.633mil)(2238.172mil,1619.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.997mil < 10mil) Between Pad C24-2(354.331mil,342.52mil) on Top Layer And Text "R15" (385.839mil,330.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(267.716mil,267.716mil) on Top Layer And Track (247.117mil,251.216mil)(247.117mil,285.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(267.716mil,267.716mil) on Top Layer And Track (247.117mil,251.216mil)(247.917mil,250.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C25-1(267.716mil,267.716mil) on Top Layer And Track (247.117mil,285.416mil)(349.517mil,285.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(267.716mil,267.716mil) on Top Layer And Track (247.917mil,250.417mil)(350.916mil,250.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C25-2(330.716mil,267.716mil) on Top Layer And Track (247.117mil,285.416mil)(349.517mil,285.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-2(330.716mil,267.716mil) on Top Layer And Track (247.917mil,250.417mil)(350.916mil,250.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-2(330.716mil,267.716mil) on Top Layer And Track (350.916mil,250.417mil)(350.916mil,284.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C28-1(2866.142mil,1102.354mil) on Top Layer And Track (2848.442mil,1081.754mil)(2848.442mil,1184.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(2866.142mil,1102.354mil) on Top Layer And Track (2848.442mil,1081.754mil)(2882.642mil,1081.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(2866.142mil,1102.354mil) on Top Layer And Track (2882.642mil,1081.754mil)(2883.442mil,1082.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(2866.142mil,1102.354mil) on Top Layer And Track (2883.442mil,1082.554mil)(2883.442mil,1185.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C28-2(2866.142mil,1165.354mil) on Top Layer And Track (2848.442mil,1081.754mil)(2848.442mil,1184.154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(2866.142mil,1165.354mil) on Top Layer And Track (2849.842mil,1185.554mil)(2883.442mil,1185.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(2866.142mil,1165.354mil) on Top Layer And Track (2883.442mil,1082.554mil)(2883.442mil,1185.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C29-1(2811.024mil,1102.362mil) on Top Layer And Track (2793.324mil,1081.762mil)(2793.324mil,1184.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(2811.024mil,1102.362mil) on Top Layer And Track (2827.524mil,1081.762mil)(2828.324mil,1082.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(2811.024mil,1102.362mil) on Top Layer And Track (2828.324mil,1082.562mil)(2828.324mil,1185.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C29-2(2811.024mil,1165.362mil) on Top Layer And Track (2793.324mil,1081.762mil)(2793.324mil,1184.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-2(2811.024mil,1165.362mil) on Top Layer And Track (2794.724mil,1185.562mil)(2828.324mil,1185.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-2(2811.024mil,1165.362mil) on Top Layer And Track (2828.324mil,1082.562mil)(2828.324mil,1185.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(2031.496mil,1419.016mil) on Top Layer And Track (2014.196mil,1335.816mil)(2014.196mil,1438.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(2031.496mil,1419.016mil) on Top Layer And Track (2014.196mil,1438.816mil)(2014.996mil,1439.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(2031.496mil,1419.016mil) on Top Layer And Track (2014.996mil,1439.616mil)(2049.196mil,1439.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C30-1(2031.496mil,1419.016mil) on Top Layer And Track (2049.196mil,1337.216mil)(2049.196mil,1439.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(2031.496mil,1356.016mil) on Top Layer And Track (2014.196mil,1335.816mil)(2014.196mil,1438.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(2031.496mil,1356.016mil) on Top Layer And Track (2014.196mil,1335.816mil)(2047.796mil,1335.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C30-2(2031.496mil,1356.016mil) on Top Layer And Track (2049.196mil,1337.216mil)(2049.196mil,1439.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C32-2(877.953mil,1866.142mil) on Top Layer And Track (857.753mil,1849.842mil)(857.753mil,1883.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C32-2(877.953mil,1866.142mil) on Top Layer And Track (857.753mil,1883.442mil)(960.753mil,1883.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C32-2(877.953mil,1866.142mil) on Top Layer And Track (859.153mil,1848.442mil)(961.553mil,1848.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.322mil < 10mil) Between Pad C33-2(3970.847mil,1069.607mil) on Bottom Layer And Track (3839.464mil,1037.385mil)(3941.864mil,1037.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.322mil < 10mil) Between Pad C33-2(3970.847mil,1069.607mil) on Bottom Layer And Track (3941.864mil,1003.185mil)(3941.864mil,1037.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.359mil < 10mil) Between Pad C33-2(3970.847mil,1069.607mil) on Bottom Layer And Track (3948.819mil,881.89mil)(3948.819mil,1149.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-1(3921.268mil,964.567mil) on Bottom Layer And Track (3838.068mil,947.267mil)(3941.068mil,947.267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C35-1(3921.268mil,964.567mil) on Bottom Layer And Track (3839.468mil,982.267mil)(3941.868mil,982.267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-1(3921.268mil,964.567mil) on Bottom Layer And Track (3941.068mil,947.267mil)(3941.868mil,948.067mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-1(3921.268mil,964.567mil) on Bottom Layer And Track (3941.868mil,948.067mil)(3941.868mil,982.267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad C35-1(3921.268mil,964.567mil) on Bottom Layer And Track (3948.819mil,881.89mil)(3948.819mil,1149.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-2(3858.268mil,964.567mil) on Bottom Layer And Track (3838.068mil,947.267mil)(3838.068mil,980.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-2(3858.268mil,964.567mil) on Bottom Layer And Track (3838.068mil,947.267mil)(3941.068mil,947.267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-2(3858.268mil,964.567mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C35-2(3858.268mil,964.567mil) on Bottom Layer And Track (3839.468mil,982.267mil)(3941.868mil,982.267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-1(3921.26mil,1188.98mil) on Bottom Layer And Track (3903.96mil,1169.18mil)(3903.96mil,1272.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-1(3921.26mil,1188.98mil) on Bottom Layer And Track (3903.96mil,1169.18mil)(3904.76mil,1168.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-1(3921.26mil,1188.98mil) on Bottom Layer And Track (3904.76mil,1168.38mil)(3938.96mil,1168.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C36-1(3921.26mil,1188.98mil) on Bottom Layer And Track (3938.96mil,1168.38mil)(3938.96mil,1270.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-2(3921.26mil,1251.98mil) on Bottom Layer And Track (3903.96mil,1169.18mil)(3903.96mil,1272.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-2(3921.26mil,1251.98mil) on Bottom Layer And Track (3903.96mil,1272.18mil)(3937.56mil,1272.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C36-2(3921.26mil,1251.98mil) on Bottom Layer And Track (3938.96mil,1168.38mil)(3938.96mil,1270.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3641.732mil,299.213mil) on Bottom Layer And Track (3621.132mil,281.513mil)(3621.132mil,315.713mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C37-1(3641.732mil,299.213mil) on Bottom Layer And Track (3621.132mil,281.513mil)(3723.532mil,281.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3641.732mil,299.213mil) on Bottom Layer And Track (3621.132mil,315.713mil)(3621.932mil,316.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3641.732mil,299.213mil) on Bottom Layer And Track (3621.932mil,316.513mil)(3724.932mil,316.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C37-2(3704.732mil,299.213mil) on Bottom Layer And Track (3621.132mil,281.513mil)(3723.532mil,281.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(3704.732mil,299.213mil) on Bottom Layer And Track (3621.932mil,316.513mil)(3724.932mil,316.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(3704.732mil,299.213mil) on Bottom Layer And Track (3724.932mil,282.913mil)(3724.932mil,316.513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C38-2(3744.087mil,866.142mil) on Bottom Layer And Track (3723.887mil,848.842mil)(3723.887mil,882.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C38-2(3744.087mil,866.142mil) on Bottom Layer And Track (3723.887mil,848.842mil)(3826.887mil,848.842mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C38-2(3744.087mil,866.142mil) on Bottom Layer And Track (3725.287mil,883.842mil)(3827.687mil,883.842mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.895mil < 10mil) Between Pad C40-1(3381.89mil,480.866mil) on Bottom Layer And Text "C40" (3307.092mil,454.082mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-1(3452.756mil,1177.165mil) on Bottom Layer And Track (3435.456mil,1157.365mil)(3435.456mil,1260.365mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-1(3452.756mil,1177.165mil) on Bottom Layer And Track (3435.456mil,1157.365mil)(3436.256mil,1156.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-1(3452.756mil,1177.165mil) on Bottom Layer And Track (3436.256mil,1156.565mil)(3470.456mil,1156.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C41-1(3452.756mil,1177.165mil) on Bottom Layer And Track (3470.456mil,1156.565mil)(3470.456mil,1258.965mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad C42-1(3670.984mil,1366.142mil) on Bottom Layer And Text "C42" (3793.95mil,1342.525mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C43-2(3582.677mil,1287.402mil) on Bottom Layer And Track (3562.477mil,1270.102mil)(3562.477mil,1303.702mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C43-2(3582.677mil,1287.402mil) on Bottom Layer And Track (3562.477mil,1270.102mil)(3665.477mil,1270.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad C43-2(3582.677mil,1287.402mil) on Bottom Layer And Track (3563.877mil,1305.102mil)(3666.277mil,1305.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C46-1(3358.268mil,673.228mil) on Bottom Layer And Text "R31" (3461.93mil,614.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.478mil < 10mil) Between Pad C46-2(3358.268mil,763.228mil) on Bottom Layer And Text "C46" (3392.375mil,799.218mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1381.89mil,1678.858mil) on Top Layer And Text "C7" (1448.814mil,1650.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1122.047mil,1870.079mil) on Top Layer And Track (1090.551mil,1732.283mil)(1090.551mil,1818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1122.047mil,1870.079mil) on Top Layer And Track (1090.551mil,1921.26mil)(1090.551mil,2007.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.895mil < 10mil) Between Pad C7-2(1492.126mil,1678.858mil) on Top Layer And Text "C7" (1448.814mil,1650.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-A(867.52mil,1662.658mil) on Top Layer And Track (831.161mil,1545.236mil)(831.161mil,1651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-A(867.52mil,1662.658mil) on Top Layer And Track (903.878mil,1545.236mil)(903.878mil,1651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-K(867.52mil,1533.72mil) on Top Layer And Track (831.161mil,1545.236mil)(831.161mil,1651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-K(867.52mil,1533.72mil) on Top Layer And Track (903.878mil,1545.236mil)(903.878mil,1651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.859mil < 10mil) Between Pad D6-1(3521.653mil,980.315mil) on Bottom Layer And Track (3432.152mil,1017.733mil)(3534.552mil,1017.733mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(3521.653mil,980.315mil) on Bottom Layer And Track (3496.063mil,960.63mil)(3496.063mil,1000mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.021mil < 10mil) Between Pad D6-2(3446.85mil,980.315mil) on Bottom Layer And Track (3421.26mil,1007.874mil)(3421.26mil,1275.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.895mil < 10mil) Between Pad D6-2(3446.85mil,980.315mil) on Bottom Layer And Track (3432.152mil,1017.733mil)(3432.152mil,1051.933mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.859mil < 10mil) Between Pad D6-2(3446.85mil,980.315mil) on Bottom Layer And Track (3432.152mil,1017.733mil)(3534.552mil,1017.733mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(3948.819mil,1429.134mil) on Top Layer And Track (3923.228mil,1409.449mil)(3923.228mil,1448.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.813mil < 10mil) Between Pad D7-1(3948.819mil,1429.134mil) on Top Layer And Track (3929.29mil,1444.726mil)(3929.29mil,1464.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.766mil < 10mil) Between Pad D7-1(3948.819mil,1429.134mil) on Top Layer And Track (3929.29mil,1444.726mil)(3929.29mil,1464.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(3948.819mil,1429.134mil) on Top Layer And Track (3929.29mil,1444.726mil)(4004.093mil,1444.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad F1-1(1003.937mil,2303.149mil) on Top Layer And Track (901.575mil,2275.59mil)(964.567mil,2275.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad F1-1(1003.937mil,2303.149mil) on Top Layer And Track (905.512mil,2330.709mil)(964.567mil,2330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Pad F1-2(862.205mil,2303.15mil) on Top Layer And Text "F1" (841.214mil,2342.525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad F1-2(862.205mil,2303.15mil) on Top Layer And Track (901.575mil,2275.59mil)(964.567mil,2275.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad F1-2(862.205mil,2303.15mil) on Top Layer And Track (905.512mil,2330.709mil)(964.567mil,2330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q1-(1976.378mil,314.961mil) on Top Layer And Track (1933.071mil,242.126mil)(1933.071mil,462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q1-(2275.591mil,314.961mil) on Top Layer And Track (2318.898mil,242.126mil)(2318.898mil,462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Q1-1(2177.165mil,427.165mil) on Top Layer And Track (1933.071mil,462.598mil)(2318.898mil,462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Q1-2(2151.575mil,427.165mil) on Top Layer And Track (1933.071mil,462.598mil)(2318.898mil,462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad Q2-1(2541.536mil,2730.593mil) on Top Layer And Track (2570.866mil,2752.247mil)(2612.769mil,2752.247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad Q2-2(2541.536mil,2655.79mil) on Top Layer And Track (2571.282mil,2633.858mil)(2613.185mil,2633.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q2-3(2615.945mil,2693.192mil) on Top Layer And Track (2612.769mil,2712.877mil)(2612.769mil,2752.247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.247mil < 10mil) Between Pad Q2-3(2615.945mil,2693.192mil) on Top Layer And Track (2613.185mil,2633.858mil)(2613.185mil,2673.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad Q3-1(2277.362mil,2655.512mil) on Top Layer And Track (2206.129mil,2633.858mil)(2248.032mil,2633.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad Q3-2(2277.362mil,2730.315mil) on Top Layer And Track (2205.713mil,2752.247mil)(2247.615mil,2752.247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.247mil < 10mil) Between Pad Q3-3(2202.953mil,2692.914mil) on Top Layer And Track (2205.713mil,2712.877mil)(2205.713mil,2752.247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q3-3(2202.953mil,2692.914mil) on Top Layer And Track (2206.129mil,2633.858mil)(2206.129mil,2673.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad Q4-1(503.937mil,374.016mil) on Top Layer And Track (482.283mil,403.346mil)(482.283mil,445.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad Q4-2(578.74mil,374.016mil) on Top Layer And Track (600.672mil,403.762mil)(600.672mil,445.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q4-3(541.339mil,448.425mil) on Top Layer And Track (482.283mil,445.249mil)(521.654mil,445.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.247mil < 10mil) Between Pad Q4-3(541.339mil,448.425mil) on Top Layer And Track (561.302mil,445.665mil)(600.672mil,445.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad Q5-1(592.323mil,1431.102mil) on Top Layer And Track (521.089mil,1409.449mil)(562.992mil,1409.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad Q5-2(592.323mil,1505.906mil) on Top Layer And Track (520.673mil,1527.837mil)(562.576mil,1527.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.247mil < 10mil) Between Pad Q5-3(517.913mil,1468.504mil) on Top Layer And Track (520.673mil,1488.467mil)(520.673mil,1527.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q5-3(517.913mil,1468.504mil) on Top Layer And Track (521.089mil,1409.449mil)(521.089mil,1448.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad Q6-1(3948.425mil,1214.567mil) on Top Layer And Track (3877.192mil,1192.913mil)(3919.095mil,1192.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad Q6-2(3948.425mil,1289.37mil) on Top Layer And Track (3876.776mil,1311.302mil)(3918.678mil,1311.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.247mil < 10mil) Between Pad Q6-3(3874.016mil,1251.968mil) on Top Layer And Track (3876.776mil,1271.932mil)(3876.776mil,1311.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q6-3(3874.016mil,1251.968mil) on Top Layer And Track (3877.192mil,1192.913mil)(3877.192mil,1232.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Pad R12-1(2484.252mil,1307.091mil) on Top Layer And Text "R12" (2543.302mil,1232.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(2484.252mil,1307.091mil) on Top Layer And Track (2466.952mil,1223.89mil)(2466.952mil,1326.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(2484.252mil,1307.091mil) on Top Layer And Track (2466.952mil,1326.89mil)(2467.752mil,1327.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(2484.252mil,1307.091mil) on Top Layer And Track (2467.752mil,1327.69mil)(2501.952mil,1327.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R12-1(2484.252mil,1307.091mil) on Top Layer And Track (2501.952mil,1225.291mil)(2501.952mil,1327.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Pad R12-2(2484.252mil,1244.091mil) on Top Layer And Text "R12" (2543.302mil,1232.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(2484.252mil,1244.091mil) on Top Layer And Track (2466.952mil,1223.89mil)(2466.952mil,1326.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(2484.252mil,1244.091mil) on Top Layer And Track (2466.952mil,1223.89mil)(2500.552mil,1223.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R12-2(2484.252mil,1244.091mil) on Top Layer And Track (2501.952mil,1225.291mil)(2501.952mil,1327.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2740.153mil,1610.236mil) on Top Layer And Track (2719.553mil,1593.736mil)(2719.553mil,1627.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2740.153mil,1610.236mil) on Top Layer And Track (2719.553mil,1593.736mil)(2720.354mil,1592.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R13-1(2740.153mil,1610.236mil) on Top Layer And Track (2719.553mil,1627.936mil)(2821.954mil,1627.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2740.153mil,1610.236mil) on Top Layer And Track (2720.354mil,1592.936mil)(2823.354mil,1592.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R13-2(2803.153mil,1610.236mil) on Top Layer And Track (2719.553mil,1627.936mil)(2821.954mil,1627.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2803.153mil,1610.236mil) on Top Layer And Track (2720.354mil,1592.936mil)(2823.354mil,1592.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2803.153mil,1610.236mil) on Top Layer And Track (2823.354mil,1592.936mil)(2823.354mil,1626.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Pad R14-1(574.807mil,303.15mil) on Top Layer And Text "R14" (507.887mil,244.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(574.807mil,303.15mil) on Top Layer And Track (491.607mil,320.45mil)(594.607mil,320.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R14-1(574.807mil,303.15mil) on Top Layer And Track (493.007mil,285.45mil)(595.407mil,285.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(574.807mil,303.15mil) on Top Layer And Track (594.607mil,320.45mil)(595.407mil,319.65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(574.807mil,303.15mil) on Top Layer And Track (595.407mil,285.45mil)(595.407mil,319.65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Pad R14-2(511.807mil,303.15mil) on Top Layer And Text "R14" (507.887mil,244.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(511.807mil,303.15mil) on Top Layer And Track (491.607mil,286.85mil)(491.607mil,320.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(511.807mil,303.15mil) on Top Layer And Track (491.607mil,320.45mil)(594.607mil,320.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R14-2(511.807mil,303.15mil) on Top Layer And Track (493.007mil,285.45mil)(595.407mil,285.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(429.134mil,464.571mil) on Top Layer And Track (411.834mil,381.371mil)(411.834mil,484.371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(429.134mil,464.571mil) on Top Layer And Track (411.834mil,484.371mil)(412.634mil,485.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(429.134mil,464.571mil) on Top Layer And Track (412.634mil,485.171mil)(446.834mil,485.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R15-1(429.134mil,464.571mil) on Top Layer And Track (446.834mil,382.771mil)(446.834mil,485.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(429.134mil,401.571mil) on Top Layer And Track (411.834mil,381.371mil)(411.834mil,484.371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(429.134mil,401.571mil) on Top Layer And Track (411.834mil,381.371mil)(445.434mil,381.371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R15-2(429.134mil,401.571mil) on Top Layer And Track (446.834mil,382.771mil)(446.834mil,485.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(1102.362mil,543.311mil) on Top Layer And Track (1085.062mil,460.111mil)(1085.062mil,563.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(1102.362mil,543.311mil) on Top Layer And Track (1085.062mil,563.111mil)(1085.862mil,563.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(1102.362mil,543.311mil) on Top Layer And Track (1085.862mil,563.911mil)(1120.062mil,563.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R16-1(1102.362mil,543.311mil) on Top Layer And Track (1120.062mil,461.511mil)(1120.062mil,563.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(1102.362mil,480.311mil) on Top Layer And Track (1085.062mil,460.111mil)(1085.062mil,563.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(1102.362mil,480.311mil) on Top Layer And Track (1085.062mil,460.111mil)(1118.662mil,460.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R16-2(1102.362mil,480.311mil) on Top Layer And Track (1120.062mil,461.511mil)(1120.062mil,563.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(653.543mil,1496.071mil) on Top Layer And Track (636.243mil,1412.871mil)(636.243mil,1515.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(653.543mil,1496.071mil) on Top Layer And Track (636.243mil,1515.871mil)(637.043mil,1516.671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(653.543mil,1496.071mil) on Top Layer And Track (637.043mil,1516.671mil)(671.243mil,1516.671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R17-1(653.543mil,1496.071mil) on Top Layer And Track (671.243mil,1414.271mil)(671.243mil,1516.671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.548mil < 10mil) Between Pad R17-2(653.543mil,1433.071mil) on Top Layer And Text "R17" (629.934mil,1370.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(653.543mil,1433.071mil) on Top Layer And Track (636.243mil,1412.871mil)(636.243mil,1515.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(653.543mil,1433.071mil) on Top Layer And Track (636.243mil,1412.871mil)(669.843mil,1412.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R17-2(653.543mil,1433.071mil) on Top Layer And Track (671.243mil,1414.271mil)(671.243mil,1516.671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2811.02mil,1027.559mil) on Top Layer And Track (2790.42mil,1011.059mil)(2790.42mil,1045.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2811.02mil,1027.559mil) on Top Layer And Track (2790.42mil,1011.059mil)(2791.22mil,1010.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R18-1(2811.02mil,1027.559mil) on Top Layer And Track (2790.42mil,1045.259mil)(2892.82mil,1045.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2811.02mil,1027.559mil) on Top Layer And Track (2791.22mil,1010.259mil)(2894.22mil,1010.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R18-2(2874.02mil,1027.559mil) on Top Layer And Track (2790.42mil,1045.259mil)(2892.82mil,1045.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2874.02mil,1027.559mil) on Top Layer And Track (2791.22mil,1010.259mil)(2894.22mil,1010.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2874.02mil,1027.559mil) on Top Layer And Track (2894.22mil,1010.259mil)(2894.22mil,1043.859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2543.299mil,2547.244mil) on Top Layer And Track (2522.699mil,2530.744mil)(2522.699mil,2564.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2543.299mil,2547.244mil) on Top Layer And Track (2522.699mil,2530.744mil)(2523.499mil,2529.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R2-1(2543.299mil,2547.244mil) on Top Layer And Track (2522.699mil,2564.944mil)(2625.099mil,2564.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2543.299mil,2547.244mil) on Top Layer And Track (2523.499mil,2529.944mil)(2626.499mil,2529.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R21-1(2330.709mil,1244.091mil) on Top Layer And Track (2313.009mil,1223.491mil)(2313.009mil,1325.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2330.709mil,1244.091mil) on Top Layer And Track (2313.009mil,1223.491mil)(2347.209mil,1223.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2330.709mil,1244.091mil) on Top Layer And Track (2347.209mil,1223.491mil)(2348.009mil,1224.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2330.709mil,1244.091mil) on Top Layer And Track (2348.009mil,1224.291mil)(2348.009mil,1327.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R21-2(2330.709mil,1307.091mil) on Top Layer And Track (2313.009mil,1223.491mil)(2313.009mil,1325.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2330.709mil,1307.091mil) on Top Layer And Track (2314.409mil,1327.291mil)(2348.009mil,1327.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2330.709mil,1307.091mil) on Top Layer And Track (2348.009mil,1224.291mil)(2348.009mil,1327.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R2-2(2606.299mil,2547.244mil) on Top Layer And Track (2522.699mil,2564.944mil)(2625.099mil,2564.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2606.299mil,2547.244mil) on Top Layer And Track (2523.499mil,2529.944mil)(2626.499mil,2529.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2606.299mil,2547.244mil) on Top Layer And Track (2626.499mil,2529.944mil)(2626.499mil,2563.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Pad R22-1(661.417mil,448.823mil) on Top Layer And Text "Q4" (583.998mil,456.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(661.417mil,448.823mil) on Top Layer And Track (644.117mil,365.623mil)(644.117mil,468.623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(661.417mil,448.823mil) on Top Layer And Track (644.117mil,468.623mil)(644.917mil,469.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(661.417mil,448.823mil) on Top Layer And Track (644.917mil,469.423mil)(679.117mil,469.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R22-1(661.417mil,448.823mil) on Top Layer And Track (679.117mil,367.023mil)(679.117mil,469.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.606mil < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3948.819mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3845.542mil,895.686mil)(3845.542mil,929.886mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3845.542mil,895.686mil)(3947.942mil,895.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3845.542mil,929.886mil)(3846.342mil,930.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(3866.142mil,913.386mil) on Bottom Layer And Track (3846.342mil,930.686mil)(3949.342mil,930.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R23-2(3929.142mil,913.386mil) on Bottom Layer And Track (3845.542mil,895.686mil)(3947.942mil,895.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(3929.142mil,913.386mil) on Bottom Layer And Track (3846.342mil,930.686mil)(3949.342mil,930.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(3929.142mil,913.386mil) on Bottom Layer And Track (3948.819mil,881.89mil)(3948.819mil,1149.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(3929.142mil,913.386mil) on Bottom Layer And Track (3949.342mil,897.086mil)(3949.342mil,930.686mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(3665.358mil,480.315mil) on Bottom Layer And Track (3582.158mil,463.015mil)(3685.158mil,463.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R24-1(3665.358mil,480.315mil) on Bottom Layer And Track (3583.558mil,498.015mil)(3685.958mil,498.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(3665.358mil,480.315mil) on Bottom Layer And Track (3685.158mil,463.015mil)(3685.958mil,463.815mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(3665.358mil,480.315mil) on Bottom Layer And Track (3685.958mil,463.815mil)(3685.958mil,498.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(3602.358mil,480.315mil) on Bottom Layer And Track (3582.158mil,463.015mil)(3582.158mil,496.615mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(3602.358mil,480.315mil) on Bottom Layer And Track (3582.158mil,463.015mil)(3685.158mil,463.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R24-2(3602.358mil,480.315mil) on Bottom Layer And Track (3583.558mil,498.015mil)(3685.958mil,498.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.106mil < 10mil) Between Pad R25-1(3866.142mil,1074.799mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(3866.142mil,1074.799mil) on Bottom Layer And Track (3848.842mil,1054.999mil)(3848.842mil,1157.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(3866.142mil,1074.799mil) on Bottom Layer And Track (3848.842mil,1054.999mil)(3849.642mil,1054.199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(3866.142mil,1074.799mil) on Bottom Layer And Track (3849.642mil,1054.199mil)(3883.842mil,1054.199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R25-1(3866.142mil,1074.799mil) on Bottom Layer And Track (3883.842mil,1054.199mil)(3883.842mil,1156.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.106mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3848.842mil,1054.999mil)(3848.842mil,1157.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3848.842mil,1157.999mil)(3882.442mil,1157.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3848.842mil,1169.176mil)(3849.642mil,1168.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.609mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3849.642mil,1168.376mil)(3883.842mil,1168.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.609mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3883.842mil,1054.199mil)(3883.842mil,1156.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.816mil < 10mil) Between Pad R25-2(3866.142mil,1137.799mil) on Bottom Layer And Track (3883.842mil,1168.376mil)(3883.842mil,1270.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R26-1(3972.441mil,1251.973mil) on Bottom Layer And Track (3954.741mil,1170.172mil)(3954.741mil,1272.572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(3972.441mil,1251.973mil) on Bottom Layer And Track (3954.741mil,1272.572mil)(3988.941mil,1272.572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(3972.441mil,1251.973mil) on Bottom Layer And Track (3988.941mil,1272.572mil)(3989.741mil,1271.773mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(3972.441mil,1251.973mil) on Bottom Layer And Track (3989.741mil,1168.773mil)(3989.741mil,1271.773mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.169mil < 10mil) Between Pad R26-1(3972.441mil,1251.973mil) on Bottom Layer And Track (3996.063mil,1149.606mil)(3996.063mil,1295.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.106mil < 10mil) Between Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer And Track (3848.842mil,1169.176mil)(3848.842mil,1272.176mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer And Track (3848.842mil,1169.176mil)(3849.642mil,1168.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer And Track (3849.642mil,1168.376mil)(3883.842mil,1168.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R27-1(3866.142mil,1188.976mil) on Bottom Layer And Track (3883.842mil,1168.376mil)(3883.842mil,1270.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.106mil < 10mil) Between Pad R27-2(3866.142mil,1251.976mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(3866.142mil,1251.976mil) on Bottom Layer And Track (3848.842mil,1169.176mil)(3848.842mil,1272.176mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(3866.142mil,1251.976mil) on Bottom Layer And Track (3848.842mil,1272.176mil)(3882.442mil,1272.176mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R27-2(3866.142mil,1251.976mil) on Bottom Layer And Track (3883.842mil,1168.376mil)(3883.842mil,1270.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer And Track (3838.064mil,1002.385mil)(3941.064mil,1002.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer And Track (3839.464mil,1037.385mil)(3941.864mil,1037.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer And Track (3941.064mil,1002.385mil)(3941.864mil,1003.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer And Track (3941.864mil,1003.185mil)(3941.864mil,1037.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.602mil < 10mil) Between Pad R28-1(3921.264mil,1019.685mil) on Bottom Layer And Track (3948.819mil,881.89mil)(3948.819mil,1149.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(3858.264mil,1019.685mil) on Bottom Layer And Track (3838.064mil,1002.385mil)(3838.064mil,1035.985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(3858.264mil,1019.685mil) on Bottom Layer And Track (3838.064mil,1002.385mil)(3941.064mil,1002.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(3858.264mil,1019.685mil) on Bottom Layer And Track (3838.583mil,885.827mil)(3838.583mil,1299.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R28-2(3858.264mil,1019.685mil) on Bottom Layer And Track (3839.464mil,1037.385mil)(3941.864mil,1037.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(3539.37mil,417.327mil) on Bottom Layer And Track (3522.07mil,334.527mil)(3522.07mil,437.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(3539.37mil,417.327mil) on Bottom Layer And Track (3522.07mil,437.527mil)(3555.67mil,437.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R29-2(3539.37mil,417.327mil) on Bottom Layer And Track (3557.07mil,333.727mil)(3557.07mil,436.127mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(3515.748mil,515.74mil) on Bottom Layer And Track (3498.448mil,495.94mil)(3498.448mil,598.94mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(3515.748mil,515.74mil) on Bottom Layer And Track (3498.448mil,495.94mil)(3499.248mil,495.14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(3515.748mil,515.74mil) on Bottom Layer And Track (3499.248mil,495.14mil)(3533.448mil,495.14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R30-1(3515.748mil,515.74mil) on Bottom Layer And Track (3533.448mil,495.14mil)(3533.448mil,597.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(3515.748mil,578.74mil) on Bottom Layer And Track (3498.448mil,495.94mil)(3498.448mil,598.94mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(3515.748mil,578.74mil) on Bottom Layer And Track (3498.448mil,598.94mil)(3532.048mil,598.94mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R30-2(3515.748mil,578.74mil) on Bottom Layer And Track (3533.448mil,495.14mil)(3533.448mil,597.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(2606.307mil,2602.751mil) on Top Layer And Track (2523.107mil,2620.05mil)(2626.107mil,2620.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R3-1(2606.307mil,2602.751mil) on Top Layer And Track (2524.507mil,2585.05mil)(2626.907mil,2585.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(2606.307mil,2602.751mil) on Top Layer And Track (2626.107mil,2620.05mil)(2626.907mil,2619.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(2606.307mil,2602.751mil) on Top Layer And Track (2626.907mil,2585.05mil)(2626.907mil,2619.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(3464.567mil,515.74mil) on Bottom Layer And Track (3447.267mil,495.94mil)(3447.267mil,598.94mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(3464.567mil,515.74mil) on Bottom Layer And Track (3447.267mil,495.94mil)(3448.067mil,495.14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(3464.567mil,515.74mil) on Bottom Layer And Track (3448.067mil,495.14mil)(3482.267mil,495.14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R31-1(3464.567mil,515.74mil) on Bottom Layer And Track (3482.267mil,495.14mil)(3482.267mil,597.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2543.307mil,2602.751mil) on Top Layer And Track (2523.107mil,2586.45mil)(2523.107mil,2620.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2543.307mil,2602.751mil) on Top Layer And Track (2523.107mil,2620.05mil)(2626.107mil,2620.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R3-2(2543.307mil,2602.751mil) on Top Layer And Track (2524.507mil,2585.05mil)(2626.907mil,2585.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad R32-1(3452.752mil,1035.433mil) on Bottom Layer And Track (3421.26mil,1007.874mil)(3421.26mil,1275.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(3456.693mil,917.323mil) on Bottom Layer And Track (3436.093mil,899.623mil)(3436.093mil,933.823mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R34-1(3456.693mil,917.323mil) on Bottom Layer And Track (3436.093mil,899.623mil)(3538.493mil,899.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(3456.693mil,917.323mil) on Bottom Layer And Track (3436.093mil,933.823mil)(3436.893mil,934.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(3456.693mil,917.323mil) on Bottom Layer And Track (3436.893mil,934.623mil)(3539.893mil,934.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R34-2(3519.693mil,917.323mil) on Bottom Layer And Track (3436.093mil,899.623mil)(3538.493mil,899.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(3519.693mil,917.323mil) on Bottom Layer And Track (3436.893mil,934.623mil)(3539.893mil,934.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(3519.693mil,917.323mil) on Bottom Layer And Track (3539.893mil,901.023mil)(3539.893mil,934.623mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(3503.937mil,1181.098mil) on Bottom Layer And Track (3486.637mil,1161.298mil)(3486.637mil,1264.298mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(3503.937mil,1181.098mil) on Bottom Layer And Track (3486.637mil,1161.298mil)(3487.437mil,1160.498mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(3503.937mil,1181.098mil) on Bottom Layer And Track (3487.437mil,1160.498mil)(3521.637mil,1160.498mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R35-1(3503.937mil,1181.098mil) on Bottom Layer And Track (3521.637mil,1160.498mil)(3521.637mil,1262.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.539mil < 10mil) Between Pad R35-2(3503.937mil,1244.098mil) on Bottom Layer And Track (3421.26mil,1275.591mil)(3523.622mil,1275.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(3503.937mil,1244.098mil) on Bottom Layer And Track (3486.637mil,1161.298mil)(3486.637mil,1264.298mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(3503.937mil,1244.098mil) on Bottom Layer And Track (3486.637mil,1264.298mil)(3520.237mil,1264.298mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R35-2(3503.937mil,1244.098mil) on Bottom Layer And Track (3521.637mil,1160.498mil)(3521.637mil,1262.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3881.886mil,1161.417mil) on Top Layer And Track (3861.286mil,1144.917mil)(3861.286mil,1179.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3881.886mil,1161.417mil) on Top Layer And Track (3861.286mil,1144.917mil)(3862.086mil,1144.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R36-1(3881.886mil,1161.417mil) on Top Layer And Track (3861.286mil,1179.117mil)(3963.686mil,1179.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3881.886mil,1161.417mil) on Top Layer And Track (3862.086mil,1144.117mil)(3965.086mil,1144.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R36-2(3944.886mil,1161.417mil) on Top Layer And Track (3861.286mil,1179.117mil)(3963.686mil,1179.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(3944.886mil,1161.417mil) on Top Layer And Track (3862.086mil,1144.117mil)(3965.086mil,1144.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(3944.886mil,1161.417mil) on Top Layer And Track (3965.086mil,1144.117mil)(3965.086mil,1177.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(3944.882mil,1346.457mil) on Top Layer And Track (3861.682mil,1363.757mil)(3964.682mil,1363.757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R37-1(3944.882mil,1346.457mil) on Top Layer And Track (3863.082mil,1328.757mil)(3965.482mil,1328.757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(3944.882mil,1346.457mil) on Top Layer And Track (3964.682mil,1363.757mil)(3965.482mil,1362.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(3944.882mil,1346.457mil) on Top Layer And Track (3965.482mil,1328.757mil)(3965.482mil,1362.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(3881.882mil,1346.457mil) on Top Layer And Track (3861.682mil,1330.157mil)(3861.682mil,1363.757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(3881.882mil,1346.457mil) on Top Layer And Track (3861.682mil,1363.757mil)(3964.682mil,1363.757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R37-2(3881.882mil,1346.457mil) on Top Layer And Track (3863.082mil,1328.757mil)(3965.482mil,1328.757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R6-2(2169.291mil,1259.85mil) on Top Layer And Track (2151.591mil,1176.25mil)(2151.591mil,1278.65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(2169.291mil,1259.85mil) on Top Layer And Track (2152.991mil,1280.05mil)(2186.591mil,1280.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(2169.291mil,1259.85mil) on Top Layer And Track (2186.591mil,1177.05mil)(2186.591mil,1280.05mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(2169.291mil,1133.858mil) on Top Layer And Track (2151.991mil,1050.658mil)(2151.991mil,1153.658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(2169.291mil,1133.858mil) on Top Layer And Track (2151.991mil,1153.658mil)(2152.791mil,1154.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(2169.291mil,1133.858mil) on Top Layer And Track (2152.791mil,1154.458mil)(2186.991mil,1154.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R7-1(2169.291mil,1133.858mil) on Top Layer And Track (2186.991mil,1052.058mil)(2186.991mil,1154.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(2169.291mil,1070.858mil) on Top Layer And Track (2151.991mil,1050.658mil)(2151.991mil,1153.658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(2169.291mil,1070.858mil) on Top Layer And Track (2151.991mil,1050.658mil)(2185.591mil,1050.658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R7-2(2169.291mil,1070.858mil) on Top Layer And Track (2186.991mil,1052.058mil)(2186.991mil,1154.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2106.291mil,1531.496mil) on Top Layer And Track (2085.691mil,1514.996mil)(2085.691mil,1549.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2106.291mil,1531.496mil) on Top Layer And Track (2085.691mil,1514.996mil)(2086.492mil,1514.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R8-1(2106.291mil,1531.496mil) on Top Layer And Track (2085.691mil,1549.196mil)(2188.091mil,1549.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2106.291mil,1531.496mil) on Top Layer And Track (2086.492mil,1514.196mil)(2189.492mil,1514.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R8-2(2169.291mil,1531.496mil) on Top Layer And Track (2085.691mil,1549.196mil)(2188.091mil,1549.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2169.291mil,1531.496mil) on Top Layer And Track (2086.492mil,1514.196mil)(2189.492mil,1514.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2169.291mil,1531.496mil) on Top Layer And Track (2189.492mil,1514.196mil)(2189.492mil,1547.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(2374.012mil,2043.307mil) on Top Layer And Track (2353.412mil,2026.807mil)(2353.412mil,2061.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(2374.012mil,2043.307mil) on Top Layer And Track (2353.412mil,2026.807mil)(2354.212mil,2026.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R9-1(2374.012mil,2043.307mil) on Top Layer And Track (2353.412mil,2061.007mil)(2455.812mil,2061.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(2374.012mil,2043.307mil) on Top Layer And Track (2354.212mil,2026.007mil)(2457.212mil,2026.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mil < 10mil) Between Pad R9-2(2437.012mil,2043.307mil) on Top Layer And Track (2353.412mil,2061.007mil)(2455.812mil,2061.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(2437.012mil,2043.307mil) on Top Layer And Track (2354.212mil,2026.007mil)(2457.212mil,2026.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(2437.012mil,2043.307mil) on Top Layer And Track (2457.212mil,2026.007mil)(2457.212mil,2059.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.489mil < 10mil) Between Pad RL1-1(2299.213mil,3429.134mil) on Multi-Layer And Track (2357.874mil,2773.622mil)(2357.874mil,3478.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.552mil < 10mil) Between Pad RL1-2(1999.213mil,3229.134mil) on Multi-Layer And Track (1944.488mil,2773.622mil)(1944.488mil,3588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.277mil < 10mil) Between Pad RL1-4(2299.213mil,2829.134mil) on Multi-Layer And Track (1948.425mil,2769.685mil)(2353.937mil,2769.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.277mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.489mil < 10mil) Between Pad RL1-4(2299.213mil,2829.134mil) on Multi-Layer And Track (2357.874mil,2773.622mil)(2357.874mil,3478.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.552mil < 10mil) Between Pad RL1-5(1999.213mil,2829.134mil) on Multi-Layer And Track (1944.488mil,2773.622mil)(1944.488mil,3588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.277mil < 10mil) Between Pad RL1-5(1999.213mil,2829.134mil) on Multi-Layer And Track (1948.425mil,2769.685mil)(2353.937mil,2769.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.277mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.489mil < 10mil) Between Pad RL2-1(2866.929mil,3428.347mil) on Multi-Layer And Track (2925.591mil,2772.835mil)(2925.591mil,3477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.552mil < 10mil) Between Pad RL2-2(2566.929mil,3228.347mil) on Multi-Layer And Track (2512.205mil,2772.835mil)(2512.205mil,3587.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.277mil < 10mil) Between Pad RL2-4(2866.929mil,2828.347mil) on Multi-Layer And Track (2516.142mil,2768.898mil)(2921.654mil,2768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.277mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.489mil < 10mil) Between Pad RL2-4(2866.929mil,2828.347mil) on Multi-Layer And Track (2925.591mil,2772.835mil)(2925.591mil,3477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.552mil < 10mil) Between Pad RL2-5(2566.929mil,2828.347mil) on Multi-Layer And Track (2512.205mil,2772.835mil)(2512.205mil,3587.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.277mil < 10mil) Between Pad RL2-5(2566.929mil,2828.347mil) on Multi-Layer And Track (2516.142mil,2768.898mil)(2921.654mil,2768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.277mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RT1-1(3600.394mil,551.181mil) on Bottom Layer And Track (3627.953mil,523.622mil)(3687.008mil,523.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RT1-1(3600.394mil,551.181mil) on Bottom Layer And Track (3627.953mil,578.74mil)(3687.008mil,578.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RT1-2(3714.567mil,551.181mil) on Bottom Layer And Track (3627.953mil,523.622mil)(3687.008mil,523.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RT1-2(3714.567mil,551.181mil) on Bottom Layer And Track (3627.953mil,578.74mil)(3687.008mil,578.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-3(2104.331mil,680.118mil) on Top Layer And Track (2082.677mil,578.74mil)(2082.677mil,685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-3(2104.331mil,680.118mil) on Top Layer And Track (2082.677mil,685.039mil)(2082.677mil,688.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.403mil < 10mil) Between Pad U4-3(2104.331mil,680.118mil) on Top Layer And Track (2082.677mil,688.976mil)(2088.148mil,688.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.909mil < 10mil) Between Pad U4-6(2179.134mil,587.598mil) on Top Layer And Track (2195.822mil,578.74mil)(2200.787mil,578.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-6(2179.134mil,587.598mil) on Top Layer And Track (2200.787mil,578.74mil)(2200.787mil,685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.246mil < 10mil) Between Pad U5-1(330.709mil,543.307mil) on Top Layer And Track (27.25mil,520.846mil)(302.841mil,520.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.246mil < 10mil) Between Pad U5-38(330.709mil,1212.599mil) on Top Layer And Track (27.25mil,1229.507mil)(302.841mil,1229.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(2033.465mil,1291.535mil) on Top Layer And Text "C30" (2062.997mil,1380.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U8-1(3602.362mil,348.425mil) on Bottom Layer And Track (3629.921mil,330.709mil)(3629.921mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.383mil < 10mil) Between Pad U8-1(3602.362mil,348.425mil) on Bottom Layer And Track (3629.921mil,330.709mil)(3677.166mil,330.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U8-2(3602.362mil,385.827mil) on Bottom Layer And Track (3629.921mil,330.709mil)(3629.921mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U8-3(3602.362mil,423.228mil) on Bottom Layer And Track (3629.921mil,330.709mil)(3629.921mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.383mil < 10mil) Between Pad U8-3(3602.362mil,423.228mil) on Bottom Layer And Track (3629.921mil,440.945mil)(3677.166mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.383mil < 10mil) Between Pad U8-4(3704.725mil,423.228mil) on Bottom Layer And Track (3629.921mil,440.945mil)(3677.166mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U8-4(3704.725mil,423.228mil) on Bottom Layer And Track (3677.166mil,330.709mil)(3677.166mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.263mil < 10mil) Between Pad U8-5(3704.725mil,348.425mil) on Bottom Layer And Text "U8" (3786.081mil,362.21mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.383mil < 10mil) Between Pad U8-5(3704.725mil,348.425mil) on Bottom Layer And Track (3629.921mil,330.709mil)(3677.166mil,330.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U8-5(3704.725mil,348.425mil) on Bottom Layer And Track (3677.166mil,330.709mil)(3677.166mil,440.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-1(3793.701mil,1228.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-12(3584.252mil,1128.74mil) on Bottom Layer And Track (3618.11mil,901.575mil)(3618.11mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-13(3584.252mil,1178.74mil) on Bottom Layer And Track (3618.11mil,901.575mil)(3618.11mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-14(3584.252mil,1228.74mil) on Bottom Layer And Track (3618.11mil,901.575mil)(3618.11mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-2(3793.701mil,1178.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-3(3793.701mil,1128.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-4(3793.701mil,1078.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-5(3793.701mil,1028.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-6(3793.701mil,978.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-7(3793.701mil,928.74mil) on Bottom Layer And Track (3759.843mil,901.575mil)(3759.843mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U9-8(3584.252mil,928.74mil) on Bottom Layer And Track (3618.11mil,901.575mil)(3618.11mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad X1-1(2072.176mil,1621.563mil) on Top Layer And Track (2115.326mil,1631.306mil)(2162.652mil,1678.632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad X1-2(2175.18mil,1724.566mil) on Top Layer And Track (2115.326mil,1631.306mil)(2162.652mil,1678.632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad X1-3(2113.934mil,1785.812mil) on Top Layer And Track (2023.458mil,1728.742mil)(2068mil,1773.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad X1-4(2010.931mil,1682.808mil) on Top Layer And Track (2023.458mil,1728.742mil)(2068mil,1773.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
Rule Violations :411

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02