Determining the location of the ModelSim executable...

Using: /home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off IARITH -c IARITH --vector_source="/home/marcuxo/IARITH_25/Waveform5.vwf" --testbench_file="/home/marcuxo/IARITH_25/simulation/qsim/Waveform5.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Wed Nov 26 11:38:53 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off IARITH -c IARITH --vector_source=/home/marcuxo/IARITH_25/Waveform5.vwf --testbench_file=/home/marcuxo/IARITH_25/simulation/qsim/Waveform5.vwf.vhtInfo (119006): Selected device 5CEBA4F23C7 for design "IARITH"
utput pin "debug_dadoEscritaD[10]" in vector source file when writing test bench files
ting test bench files
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/marcuxo/IARITH_25/simulation/qsim/" IARITH -c IARITH

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Wed Nov 26 11:38:55 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/marcuxo/IARITH_25/simulation/qsim/ IARITH -c IARITHInfo (119006): Selected device 5CEBA4F23C7 for design "IARITH"Info (204019): Generated file IARITH.vho in folder "/home/marcuxo/IARITH_25/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 662 megabytes    Info: Processing ended: Wed Nov 26 11:38:55 2025    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/marcuxo/IARITH_25/simulation/qsim/IARITH.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64//vsim -c -do IARITH.do

Reading pref.tcl
# 2025.2
# do IARITH.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 11:38:56 on Nov 26,2025
# vcom -work work IARITH.vho 
# ** Note: (vcom-220) '/home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity IARITH
# -- Compiling architecture structure of IARITH
# End time: 11:38:56 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 11:38:56 on Nov 26,2025
# vcom -work work Waveform5.vwf.vht 
# ** Note: (vcom-220) '/home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IARITH_vhd_vec_tst# -- Compiling architecture IARITH_arch of IARITH_vhd_vec_tst
# End time: 11:38:56 on Nov 26,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# ** Note: (vsim-220) '/home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.# vsim -voptargs="+acc" -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.IARITH_vhd_vec_tst # Start time: 11:38:57 on Nov 26,2025# ** Note: (vsim-3813) Design is being optimized due to module recompilation...# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.# ** Note: (vopt-220) '/home/marcuxo/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Altera Starter FPGA Edition-64# //  Version 2025.2 linux_x86_64 May 31 2025# //# // Unpublished work. Copyright 2025 Siemens# //# // This material contains trade secrets or otherwise confidential information# // owned by Siemens Industry Software Inc. or its affiliates (collectively,# // "SISW"), or its licensors. Access to and use of this information is strictly# // limited as set forth in the Customer's applicable agreements with SISW.# //# // This material may not be copied, distributed, or otherwise disclosed outside# // of the Customer's facilities without the express written permission of SISW,# // and may not be used in any way not expressly authorized by SISW.# //
# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.iarith_vhd_vec_tst(iarith_arch)#1# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.iarith(structure)#1# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)#1# Loading cyclonev.cyclonev_io_ibuf(arch)#1# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1# Loading altera.dffeas(vital_dffeas)#1# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#2# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#4# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#5# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#6# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#8# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#9# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10# Loading altera.dffeas(vital_dffeas)#2# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#11# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#12# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#13# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#15# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#16# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#17# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#19# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#20# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#21# Loading altera.dffeas(vital_dffeas)#3# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#23# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#24# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#25# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#26# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#27# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#30# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#31# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#32# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#33# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#34# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#35# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#37# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#38# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#39
# after#37
# End time: 11:38:58 on Nov 26,2025, Elapsed time: 0:00:01# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/marcuxo/IARITH_25/Waveform5.vwf...

Reading /home/marcuxo/IARITH_25/simulation/qsim/IARITH.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/marcuxo/IARITH_25/simulation/qsim/IARITH_20251126113859.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.