m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dc:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation
vtb_relu1_inst
!s110 1680330210
!i10b 1
!s100 AWPo@=SQE@7BEOP0_laRk0
IEOeB@dlaXld<NOPncd7kJ2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1680329786
8./submodules/tb_relu1_inst.v
F./submodules/tb_relu1_inst.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1680330210.000000
!s107 ./submodules/tb_relu1_inst.v|
!s90 +incdir+.|+define+COSIM_LIB|-suppress|14408|./submodules/tb_relu1_inst.v|-work|relu1_inst|
!i113 1
o-suppress 14408 -work relu1_inst
!s92 -suppress 14408 +incdir+. +define+COSIM_LIB -work relu1_inst
tCvgOpt 0
