{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511128935018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511128935025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 17:02:14 2017 " "Processing started: Sun Nov 19 17:02:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511128935025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511128935025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511128935025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1511128935290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file iocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IoController " "Found entity 1: IoController" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dmemcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMemController " "Found entity 1: DMemController" {  } { { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UiController " "Found entity 1: UiController" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcapparatus.v 1 1 " "Found 1 design units, including 1 entities, in source file pcapparatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcApparatus " "Found entity 1: PcApparatus" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511128935377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511128935377 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UiController.v(25) " "Verilog HDL Instantiation warning at UiController.v(25): instance has no name" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UiController.v(26) " "Verilog HDL Instantiation warning at UiController.v(26): instance has no name" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UiController.v(27) " "Verilog HDL Instantiation warning at UiController.v(27): instance has no name" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UiController.v(28) " "Verilog HDL Instantiation warning at UiController.v(28): instance has no name" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(50) " "Verilog HDL Instantiation warning at Project2.v(50): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935380 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(52) " "Verilog HDL Instantiation warning at Project2.v(52): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(73) " "Verilog HDL Instantiation warning at Project2.v(73): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(74) " "Verilog HDL Instantiation warning at Project2.v(74): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(75) " "Verilog HDL Instantiation warning at Project2.v(75): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(76) " "Verilog HDL Instantiation warning at Project2.v(76): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(77) " "Verilog HDL Instantiation warning at Project2.v(77): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(78) " "Verilog HDL Instantiation warning at Project2.v(78): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511128935381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511128935417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmp Project2.v(67) " "Verilog HDL or VHDL warning at Project2.v(67): object \"cmp\" assigned a value but never read" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511128935418 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Project2.v(10) " "Output port \"LEDR\[9..1\]\" at Project2.v(10) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511128935425 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1511128935489 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1511128935489 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128935489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935490 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511128935490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:comb_4 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:comb_4\"" {  } { { "Project2.v" "comb_4" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Debouncer:comb_4\|counter:count " "Elaborating entity \"counter\" for hierarchy \"Debouncer:comb_4\|counter:count\"" {  } { { "Debouncer.v" "count" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcApparatus PcApparatus:pcApparatus " "Elaborating entity \"PcApparatus\" for hierarchy \"PcApparatus:pcApparatus\"" {  } { { "Project2.v" "pcApparatus" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register PcApparatus:pcApparatus\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"PcApparatus:pcApparatus\|Register:pc\"" {  } { { "PcApparatus.v" "pc" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:comb_9 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:comb_9\"" {  } { { "Project2.v" "comb_9" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935515 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1511128935515 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Project2.v" "decoder" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decoder:decoder\|SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"Decoder:decoder\|SignExtension:immSext\"" {  } { { "SCProc-Controller.v" "immSext" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regfile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regfile\"" {  } { { "Project2.v" "regfile" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "Project2.v" "alu" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IoController IoController:ioController " "Elaborating entity \"IoController\" for hierarchy \"IoController:ioController\"" {  } { { "Project2.v" "ioController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UiController UiController:uiController " "Elaborating entity \"UiController\" for hierarchy \"UiController:uiController\"" {  } { { "Project2.v" "uiController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemController DMemController:dMemController " "Elaborating entity \"DMemController\" for hierarchy \"DMemController:dMemController\"" {  } { { "Project2.v" "dMemController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511128935542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[0\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[0\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[1\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[1\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[2\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[2\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[3\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[3\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[4\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[4\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[5\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[5\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[6\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[6\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[7\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[7\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[8\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[8\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[9\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[9\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[10\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[10\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[11\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[11\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[12\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[12\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[13\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[13\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[14\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[14\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[15\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[15\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[16\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[16\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[17\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[17\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[18\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[18\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[19\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[19\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[20\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[20\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[21\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[21\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[22\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[22\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[23\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[23\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[24\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[24\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[25\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[25\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[26\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[26\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[27\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[27\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[28\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[28\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[29\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[29\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[30\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[30\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[31\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[31\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511128935959 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1511128935959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511128936135 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511128936299 "|Project2|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511128936299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511128936400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511128936534 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1511128936660 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1511128940274 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940275 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Debouncer:comb_6\|stableState " "Node: Debouncer:comb_6\|stableState was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1511128940277 "|Project2|Debouncer:comb_6|stableState"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940277 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511128940277 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511128940279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940280 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940280 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940280 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1511128940280 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940281 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940281 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940281 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940281 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511128940281 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511128940292 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 172 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 172 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511128940466 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511128940468 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511128940488 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511128940489 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511128940588 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1511128940589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511128940712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511128940867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511128940946 "|Project2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511128940946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511128940948 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511128940948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511128940948 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511128940948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511128940948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511128940991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 17:02:20 2017 " "Processing ended: Sun Nov 19 17:02:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511128940991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511128940991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511128940991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511128940991 ""}
