|mips_mono
Branch <= control:inst11.Branch
clock => inst1.IN0
Instruction[0] <= instruction_memory:InstructionMemory.instruction[0]
Instruction[1] <= instruction_memory:InstructionMemory.instruction[1]
Instruction[2] <= instruction_memory:InstructionMemory.instruction[2]
Instruction[3] <= instruction_memory:InstructionMemory.instruction[3]
Instruction[4] <= instruction_memory:InstructionMemory.instruction[4]
Instruction[5] <= instruction_memory:InstructionMemory.instruction[5]
Instruction[6] <= instruction_memory:InstructionMemory.instruction[6]
Instruction[7] <= instruction_memory:InstructionMemory.instruction[7]
Instruction[8] <= instruction_memory:InstructionMemory.instruction[8]
Instruction[9] <= instruction_memory:InstructionMemory.instruction[9]
Instruction[10] <= instruction_memory:InstructionMemory.instruction[10]
Instruction[11] <= instruction_memory:InstructionMemory.instruction[11]
Instruction[12] <= instruction_memory:InstructionMemory.instruction[12]
Instruction[13] <= instruction_memory:InstructionMemory.instruction[13]
Instruction[14] <= instruction_memory:InstructionMemory.instruction[14]
Instruction[15] <= instruction_memory:InstructionMemory.instruction[15]
Instruction[16] <= instruction_memory:InstructionMemory.instruction[16]
Instruction[17] <= instruction_memory:InstructionMemory.instruction[17]
Instruction[18] <= instruction_memory:InstructionMemory.instruction[18]
Instruction[19] <= instruction_memory:InstructionMemory.instruction[19]
Instruction[20] <= instruction_memory:InstructionMemory.instruction[20]
Instruction[21] <= instruction_memory:InstructionMemory.instruction[21]
Instruction[22] <= instruction_memory:InstructionMemory.instruction[22]
Instruction[23] <= instruction_memory:InstructionMemory.instruction[23]
Instruction[24] <= instruction_memory:InstructionMemory.instruction[24]
Instruction[25] <= instruction_memory:InstructionMemory.instruction[25]
Instruction[26] <= instruction_memory:InstructionMemory.instruction[26]
Instruction[27] <= instruction_memory:InstructionMemory.instruction[27]
Instruction[28] <= instruction_memory:InstructionMemory.instruction[28]
Instruction[29] <= instruction_memory:InstructionMemory.instruction[29]
Instruction[30] <= instruction_memory:InstructionMemory.instruction[30]
Instruction[31] <= instruction_memory:InstructionMemory.instruction[31]
PC[0] <= program_counter:ProgramCounter.PC[0]
PC[1] <= program_counter:ProgramCounter.PC[1]
PC[2] <= program_counter:ProgramCounter.PC[2]
PC[3] <= program_counter:ProgramCounter.PC[3]
PC[4] <= program_counter:ProgramCounter.PC[4]
PC[5] <= program_counter:ProgramCounter.PC[5]
PC[6] <= program_counter:ProgramCounter.PC[6]
PC[7] <= program_counter:ProgramCounter.PC[7]
PC[8] <= program_counter:ProgramCounter.PC[8]
PC[9] <= program_counter:ProgramCounter.PC[9]
PC[10] <= program_counter:ProgramCounter.PC[10]
PC[11] <= program_counter:ProgramCounter.PC[11]
PC[12] <= program_counter:ProgramCounter.PC[12]
PC[13] <= program_counter:ProgramCounter.PC[13]
PC[14] <= program_counter:ProgramCounter.PC[14]
PC[15] <= program_counter:ProgramCounter.PC[15]
PC[16] <= program_counter:ProgramCounter.PC[16]
PC[17] <= program_counter:ProgramCounter.PC[17]
PC[18] <= program_counter:ProgramCounter.PC[18]
PC[19] <= program_counter:ProgramCounter.PC[19]
PC[20] <= program_counter:ProgramCounter.PC[20]
PC[21] <= program_counter:ProgramCounter.PC[21]
PC[22] <= program_counter:ProgramCounter.PC[22]
PC[23] <= program_counter:ProgramCounter.PC[23]
PC[24] <= program_counter:ProgramCounter.PC[24]
PC[25] <= program_counter:ProgramCounter.PC[25]
PC[26] <= program_counter:ProgramCounter.PC[26]
PC[27] <= program_counter:ProgramCounter.PC[27]
PC[28] <= program_counter:ProgramCounter.PC[28]
PC[29] <= program_counter:ProgramCounter.PC[29]
PC[30] <= program_counter:ProgramCounter.PC[30]
PC[31] <= program_counter:ProgramCounter.PC[31]
reset => inst.IN0
JR <= control:inst11.JR
JUMP <= control:inst11.JUMP
JAL <= control:inst11.JAL
Operation[0] <= alu_operation:135.Operation[0]
Operation[1] <= alu_operation:135.Operation[1]
Operation[2] <= alu_operation:135.Operation[2]
ALUOp[0] <= control:inst11.ALUOp0
ALUOp[1] <= control:inst11.ALUOp1
RegWrite <= control:inst11.RegWrite
RegDst <= control:inst11.RegDst
MemToReg <= control:inst11.MemToReg
MemWrite <= control:inst11.MemWrite
ALUSrc <= control:inst11.ALUSrc
clkSys <= clk.DB_MAX_OUTPUT_PORT_TYPE
function[0] <= instruction_memory:InstructionMemory.instruction[0]
function[1] <= instruction_memory:InstructionMemory.instruction[1]
function[2] <= instruction_memory:InstructionMemory.instruction[2]
function[3] <= instruction_memory:InstructionMemory.instruction[3]
function[4] <= instruction_memory:InstructionMemory.instruction[4]
function[5] <= instruction_memory:InstructionMemory.instruction[5]
imed16[0] <= instruction_memory:InstructionMemory.instruction[0]
imed16[1] <= instruction_memory:InstructionMemory.instruction[1]
imed16[2] <= instruction_memory:InstructionMemory.instruction[2]
imed16[3] <= instruction_memory:InstructionMemory.instruction[3]
imed16[4] <= instruction_memory:InstructionMemory.instruction[4]
imed16[5] <= instruction_memory:InstructionMemory.instruction[5]
imed16[6] <= instruction_memory:InstructionMemory.instruction[6]
imed16[7] <= instruction_memory:InstructionMemory.instruction[7]
imed16[8] <= instruction_memory:InstructionMemory.instruction[8]
imed16[9] <= instruction_memory:InstructionMemory.instruction[9]
imed16[10] <= instruction_memory:InstructionMemory.instruction[10]
imed16[11] <= instruction_memory:InstructionMemory.instruction[11]
imed16[12] <= instruction_memory:InstructionMemory.instruction[12]
imed16[13] <= instruction_memory:InstructionMemory.instruction[13]
imed16[14] <= instruction_memory:InstructionMemory.instruction[14]
imed16[15] <= instruction_memory:InstructionMemory.instruction[15]
nextPC[0] <= mux_2x1_32bit:39.S[0]
nextPC[1] <= mux_2x1_32bit:39.S[1]
nextPC[2] <= mux_2x1_32bit:39.S[2]
nextPC[3] <= mux_2x1_32bit:39.S[3]
nextPC[4] <= mux_2x1_32bit:39.S[4]
nextPC[5] <= mux_2x1_32bit:39.S[5]
nextPC[6] <= mux_2x1_32bit:39.S[6]
nextPC[7] <= mux_2x1_32bit:39.S[7]
nextPC[8] <= mux_2x1_32bit:39.S[8]
nextPC[9] <= mux_2x1_32bit:39.S[9]
nextPC[10] <= mux_2x1_32bit:39.S[10]
nextPC[11] <= mux_2x1_32bit:39.S[11]
nextPC[12] <= mux_2x1_32bit:39.S[12]
nextPC[13] <= mux_2x1_32bit:39.S[13]
nextPC[14] <= mux_2x1_32bit:39.S[14]
nextPC[15] <= mux_2x1_32bit:39.S[15]
nextPC[16] <= mux_2x1_32bit:39.S[16]
nextPC[17] <= mux_2x1_32bit:39.S[17]
nextPC[18] <= mux_2x1_32bit:39.S[18]
nextPC[19] <= mux_2x1_32bit:39.S[19]
nextPC[20] <= mux_2x1_32bit:39.S[20]
nextPC[21] <= mux_2x1_32bit:39.S[21]
nextPC[22] <= mux_2x1_32bit:39.S[22]
nextPC[23] <= mux_2x1_32bit:39.S[23]
nextPC[24] <= mux_2x1_32bit:39.S[24]
nextPC[25] <= mux_2x1_32bit:39.S[25]
nextPC[26] <= mux_2x1_32bit:39.S[26]
nextPC[27] <= mux_2x1_32bit:39.S[27]
nextPC[28] <= mux_2x1_32bit:39.S[28]
nextPC[29] <= mux_2x1_32bit:39.S[29]
nextPC[30] <= mux_2x1_32bit:39.S[30]
nextPC[31] <= mux_2x1_32bit:39.S[31]
op[26] <= instruction_memory:InstructionMemory.instruction[26]
op[27] <= instruction_memory:InstructionMemory.instruction[27]
op[28] <= instruction_memory:InstructionMemory.instruction[28]
op[29] <= instruction_memory:InstructionMemory.instruction[29]
op[30] <= instruction_memory:InstructionMemory.instruction[30]
op[31] <= instruction_memory:InstructionMemory.instruction[31]
rd[11] <= instruction_memory:InstructionMemory.instruction[11]
rd[12] <= instruction_memory:InstructionMemory.instruction[12]
rd[13] <= instruction_memory:InstructionMemory.instruction[13]
rd[14] <= instruction_memory:InstructionMemory.instruction[14]
rd[15] <= instruction_memory:InstructionMemory.instruction[15]
rs[21] <= instruction_memory:InstructionMemory.instruction[21]
rs[22] <= instruction_memory:InstructionMemory.instruction[22]
rs[23] <= instruction_memory:InstructionMemory.instruction[23]
rs[24] <= instruction_memory:InstructionMemory.instruction[24]
rs[25] <= instruction_memory:InstructionMemory.instruction[25]
rt[16] <= instruction_memory:InstructionMemory.instruction[16]
rt[17] <= instruction_memory:InstructionMemory.instruction[17]
rt[18] <= instruction_memory:InstructionMemory.instruction[18]
rt[19] <= instruction_memory:InstructionMemory.instruction[19]
rt[20] <= instruction_memory:InstructionMemory.instruction[20]
shamt[6] <= instruction_memory:InstructionMemory.instruction[6]
shamt[7] <= instruction_memory:InstructionMemory.instruction[7]
shamt[8] <= instruction_memory:InstructionMemory.instruction[8]
shamt[9] <= instruction_memory:InstructionMemory.instruction[9]
shamt[10] <= instruction_memory:InstructionMemory.instruction[10]


|mips_mono|control:inst11
ALUOp1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] => inst7.IN5
Instruction[22] => inst7.IN4
Instruction[23] => inst7.IN0
Instruction[24] => inst7.IN1
Instruction[25] => inst7.IN2
Op[0] => 79.IN0
Op[0] => 61.IN1
Op[0] => 62.IN1
Op[0] => inst2.IN1
Op[1] => 78.IN0
Op[1] => 61.IN2
Op[1] => 62.IN2
Op[1] => inst2.IN2
Op[1] => inst1.IN2
Op[2] => 77.IN0
Op[2] => 63.IN0
Op[3] => 76.IN0
Op[3] => 62.IN3
Op[3] => 107.IN3
Op[4] => 75.IN0
Op[5] => 74.IN0
Op[5] => 61.IN5
Op[5] => 62.IN5
ALUOp0 <= 63.DB_MAX_OUTPUT_PORT_TYPE
Branch <= 63.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= 61.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= 108.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst.DB_MAX_OUTPUT_PORT_TYPE
clk => 111.IN0
MemWrite <= 116.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JR <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|control:inst11|lpm_constant4:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]


|mips_mono|control:inst11|lpm_constant4:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>


|mips_mono|DivisorFrequencia:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
clock => inst1.CLK
clock => inst2.CLK


|mips_mono|instruction_memory:InstructionMemory
instruction[0] <= rom:MemoriaRom.q[0]
instruction[1] <= rom:MemoriaRom.q[1]
instruction[2] <= rom:MemoriaRom.q[2]
instruction[3] <= rom:MemoriaRom.q[3]
instruction[4] <= rom:MemoriaRom.q[4]
instruction[5] <= rom:MemoriaRom.q[5]
instruction[6] <= rom:MemoriaRom.q[6]
instruction[7] <= rom:MemoriaRom.q[7]
instruction[8] <= rom:MemoriaRom.q[8]
instruction[9] <= rom:MemoriaRom.q[9]
instruction[10] <= rom:MemoriaRom.q[10]
instruction[11] <= rom:MemoriaRom.q[11]
instruction[12] <= rom:MemoriaRom.q[12]
instruction[13] <= rom:MemoriaRom.q[13]
instruction[14] <= rom:MemoriaRom.q[14]
instruction[15] <= rom:MemoriaRom.q[15]
instruction[16] <= rom:MemoriaRom.q[16]
instruction[17] <= rom:MemoriaRom.q[17]
instruction[18] <= rom:MemoriaRom.q[18]
instruction[19] <= rom:MemoriaRom.q[19]
instruction[20] <= rom:MemoriaRom.q[20]
instruction[21] <= rom:MemoriaRom.q[21]
instruction[22] <= rom:MemoriaRom.q[22]
instruction[23] <= rom:MemoriaRom.q[23]
instruction[24] <= rom:MemoriaRom.q[24]
instruction[25] <= rom:MemoriaRom.q[25]
instruction[26] <= rom:MemoriaRom.q[26]
instruction[27] <= rom:MemoriaRom.q[27]
instruction[28] <= rom:MemoriaRom.q[28]
instruction[29] <= rom:MemoriaRom.q[29]
instruction[30] <= rom:MemoriaRom.q[30]
instruction[31] <= rom:MemoriaRom.q[31]
clk => rom:MemoriaRom.clock
address[0] => lpm_add_sub0:inst.dataa[0]
address[1] => lpm_add_sub0:inst.dataa[1]
address[2] => lpm_add_sub0:inst.dataa[2]
address[3] => lpm_add_sub0:inst.dataa[3]
address[4] => lpm_add_sub0:inst.dataa[4]
address[5] => lpm_add_sub0:inst.dataa[5]
address[6] => lpm_add_sub0:inst.dataa[6]
address[7] => lpm_add_sub0:inst.dataa[7]
address[8] => lpm_add_sub0:inst.dataa[8]
address[9] => lpm_add_sub0:inst.dataa[9]
address[10] => lpm_add_sub0:inst.dataa[10]
address[11] => lpm_add_sub0:inst.dataa[11]
address[12] => lpm_add_sub0:inst.dataa[12]
address[13] => lpm_add_sub0:inst.dataa[13]
address[14] => lpm_add_sub0:inst.dataa[14]
address[15] => lpm_add_sub0:inst.dataa[15]
address[16] => lpm_add_sub0:inst.dataa[16]
address[17] => lpm_add_sub0:inst.dataa[17]
address[18] => lpm_add_sub0:inst.dataa[18]
address[19] => lpm_add_sub0:inst.dataa[19]
address[20] => lpm_add_sub0:inst.dataa[20]
address[21] => lpm_add_sub0:inst.dataa[21]
address[22] => lpm_add_sub0:inst.dataa[22]
address[23] => lpm_add_sub0:inst.dataa[23]
address[24] => lpm_add_sub0:inst.dataa[24]
address[25] => lpm_add_sub0:inst.dataa[25]
address[26] => lpm_add_sub0:inst.dataa[26]
address[27] => lpm_add_sub0:inst.dataa[27]
address[28] => lpm_add_sub0:inst.dataa[28]
address[29] => lpm_add_sub0:inst.dataa[29]
address[30] => lpm_add_sub0:inst.dataa[30]
address[31] => lpm_add_sub0:inst.dataa[31]


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3h91:auto_generated.address_a[0]
address_a[1] => altsyncram_3h91:auto_generated.address_a[1]
address_a[2] => altsyncram_3h91:auto_generated.address_a[2]
address_a[3] => altsyncram_3h91:auto_generated.address_a[3]
address_a[4] => altsyncram_3h91:auto_generated.address_a[4]
address_a[5] => altsyncram_3h91:auto_generated.address_a[5]
address_a[6] => altsyncram_3h91:auto_generated.address_a[6]
address_a[7] => altsyncram_3h91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3h91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3h91:auto_generated.q_a[0]
q_a[1] <= altsyncram_3h91:auto_generated.q_a[1]
q_a[2] <= altsyncram_3h91:auto_generated.q_a[2]
q_a[3] <= altsyncram_3h91:auto_generated.q_a[3]
q_a[4] <= altsyncram_3h91:auto_generated.q_a[4]
q_a[5] <= altsyncram_3h91:auto_generated.q_a[5]
q_a[6] <= altsyncram_3h91:auto_generated.q_a[6]
q_a[7] <= altsyncram_3h91:auto_generated.q_a[7]
q_a[8] <= altsyncram_3h91:auto_generated.q_a[8]
q_a[9] <= altsyncram_3h91:auto_generated.q_a[9]
q_a[10] <= altsyncram_3h91:auto_generated.q_a[10]
q_a[11] <= altsyncram_3h91:auto_generated.q_a[11]
q_a[12] <= altsyncram_3h91:auto_generated.q_a[12]
q_a[13] <= altsyncram_3h91:auto_generated.q_a[13]
q_a[14] <= altsyncram_3h91:auto_generated.q_a[14]
q_a[15] <= altsyncram_3h91:auto_generated.q_a[15]
q_a[16] <= altsyncram_3h91:auto_generated.q_a[16]
q_a[17] <= altsyncram_3h91:auto_generated.q_a[17]
q_a[18] <= altsyncram_3h91:auto_generated.q_a[18]
q_a[19] <= altsyncram_3h91:auto_generated.q_a[19]
q_a[20] <= altsyncram_3h91:auto_generated.q_a[20]
q_a[21] <= altsyncram_3h91:auto_generated.q_a[21]
q_a[22] <= altsyncram_3h91:auto_generated.q_a[22]
q_a[23] <= altsyncram_3h91:auto_generated.q_a[23]
q_a[24] <= altsyncram_3h91:auto_generated.q_a[24]
q_a[25] <= altsyncram_3h91:auto_generated.q_a[25]
q_a[26] <= altsyncram_3h91:auto_generated.q_a[26]
q_a[27] <= altsyncram_3h91:auto_generated.q_a[27]
q_a[28] <= altsyncram_3h91:auto_generated.q_a[28]
q_a[29] <= altsyncram_3h91:auto_generated.q_a[29]
q_a[30] <= altsyncram_3h91:auto_generated.q_a[30]
q_a[31] <= altsyncram_3h91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
dataa[17] => add_sub_eqh:auto_generated.dataa[17]
dataa[18] => add_sub_eqh:auto_generated.dataa[18]
dataa[19] => add_sub_eqh:auto_generated.dataa[19]
dataa[20] => add_sub_eqh:auto_generated.dataa[20]
dataa[21] => add_sub_eqh:auto_generated.dataa[21]
dataa[22] => add_sub_eqh:auto_generated.dataa[22]
dataa[23] => add_sub_eqh:auto_generated.dataa[23]
dataa[24] => add_sub_eqh:auto_generated.dataa[24]
dataa[25] => add_sub_eqh:auto_generated.dataa[25]
dataa[26] => add_sub_eqh:auto_generated.dataa[26]
dataa[27] => add_sub_eqh:auto_generated.dataa[27]
dataa[28] => add_sub_eqh:auto_generated.dataa[28]
dataa[29] => add_sub_eqh:auto_generated.dataa[29]
dataa[30] => add_sub_eqh:auto_generated.dataa[30]
dataa[31] => add_sub_eqh:auto_generated.dataa[31]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
datab[17] => add_sub_eqh:auto_generated.datab[17]
datab[18] => add_sub_eqh:auto_generated.datab[18]
datab[19] => add_sub_eqh:auto_generated.datab[19]
datab[20] => add_sub_eqh:auto_generated.datab[20]
datab[21] => add_sub_eqh:auto_generated.datab[21]
datab[22] => add_sub_eqh:auto_generated.datab[22]
datab[23] => add_sub_eqh:auto_generated.datab[23]
datab[24] => add_sub_eqh:auto_generated.datab[24]
datab[25] => add_sub_eqh:auto_generated.datab[25]
datab[26] => add_sub_eqh:auto_generated.datab[26]
datab[27] => add_sub_eqh:auto_generated.datab[27]
datab[28] => add_sub_eqh:auto_generated.datab[28]
datab[29] => add_sub_eqh:auto_generated.datab[29]
datab[30] => add_sub_eqh:auto_generated.datab[30]
datab[31] => add_sub_eqh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
result[17] <= add_sub_eqh:auto_generated.result[17]
result[18] <= add_sub_eqh:auto_generated.result[18]
result[19] <= add_sub_eqh:auto_generated.result[19]
result[20] <= add_sub_eqh:auto_generated.result[20]
result[21] <= add_sub_eqh:auto_generated.result[21]
result[22] <= add_sub_eqh:auto_generated.result[22]
result[23] <= add_sub_eqh:auto_generated.result[23]
result[24] <= add_sub_eqh:auto_generated.result[24]
result[25] <= add_sub_eqh:auto_generated.result[25]
result[26] <= add_sub_eqh:auto_generated.result[26]
result[27] <= add_sub_eqh:auto_generated.result[27]
result[28] <= add_sub_eqh:auto_generated.result[28]
result[29] <= add_sub_eqh:auto_generated.result[29]
result[30] <= add_sub_eqh:auto_generated.result[30]
result[31] <= add_sub_eqh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|program_counter:ProgramCounter
PC[0] <= LPM_DFF:133.q[0]
PC[1] <= LPM_DFF:133.q[1]
PC[2] <= LPM_DFF:133.q[2]
PC[3] <= LPM_DFF:133.q[3]
PC[4] <= LPM_DFF:133.q[4]
PC[5] <= LPM_DFF:133.q[5]
PC[6] <= LPM_DFF:133.q[6]
PC[7] <= LPM_DFF:133.q[7]
PC[8] <= LPM_DFF:133.q[8]
PC[9] <= LPM_DFF:133.q[9]
PC[10] <= LPM_DFF:133.q[10]
PC[11] <= LPM_DFF:133.q[11]
PC[12] <= LPM_DFF:133.q[12]
PC[13] <= LPM_DFF:133.q[13]
PC[14] <= LPM_DFF:133.q[14]
PC[15] <= LPM_DFF:133.q[15]
PC[16] <= LPM_DFF:133.q[16]
PC[17] <= LPM_DFF:133.q[17]
PC[18] <= LPM_DFF:133.q[18]
PC[19] <= LPM_DFF:133.q[19]
PC[20] <= LPM_DFF:133.q[20]
PC[21] <= LPM_DFF:133.q[21]
PC[22] <= LPM_DFF:133.q[22]
PC[23] <= LPM_DFF:133.q[23]
PC[24] <= LPM_DFF:133.q[24]
PC[25] <= LPM_DFF:133.q[25]
PC[26] <= LPM_DFF:133.q[26]
PC[27] <= LPM_DFF:133.q[27]
PC[28] <= LPM_DFF:133.q[28]
PC[29] <= LPM_DFF:133.q[29]
PC[30] <= LPM_DFF:133.q[30]
PC[31] <= LPM_DFF:133.q[31]
clk => LPM_DFF:133.clock
rst => LPM_DFF:133.aset
nextPC[0] => LPM_DFF:133.data[0]
nextPC[1] => LPM_DFF:133.data[1]
nextPC[2] => LPM_DFF:133.data[2]
nextPC[3] => LPM_DFF:133.data[3]
nextPC[4] => LPM_DFF:133.data[4]
nextPC[5] => LPM_DFF:133.data[5]
nextPC[6] => LPM_DFF:133.data[6]
nextPC[7] => LPM_DFF:133.data[7]
nextPC[8] => LPM_DFF:133.data[8]
nextPC[9] => LPM_DFF:133.data[9]
nextPC[10] => LPM_DFF:133.data[10]
nextPC[11] => LPM_DFF:133.data[11]
nextPC[12] => LPM_DFF:133.data[12]
nextPC[13] => LPM_DFF:133.data[13]
nextPC[14] => LPM_DFF:133.data[14]
nextPC[15] => LPM_DFF:133.data[15]
nextPC[16] => LPM_DFF:133.data[16]
nextPC[17] => LPM_DFF:133.data[17]
nextPC[18] => LPM_DFF:133.data[18]
nextPC[19] => LPM_DFF:133.data[19]
nextPC[20] => LPM_DFF:133.data[20]
nextPC[21] => LPM_DFF:133.data[21]
nextPC[22] => LPM_DFF:133.data[22]
nextPC[23] => LPM_DFF:133.data[23]
nextPC[24] => LPM_DFF:133.data[24]
nextPC[25] => LPM_DFF:133.data[25]
nextPC[26] => LPM_DFF:133.data[26]
nextPC[27] => LPM_DFF:133.data[27]
nextPC[28] => LPM_DFF:133.data[28]
nextPC[29] => LPM_DFF:133.data[29]
nextPC[30] => LPM_DFF:133.data[30]
nextPC[31] => LPM_DFF:133.data[31]


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => _.IN0
aclr => _.IN0
aset => _.IN0
aset => _.IN0
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac
result[0] <= lpm_constant_4j4:ag.result[0]
result[1] <= lpm_constant_4j4:ag.result[1]
result[2] <= lpm_constant_4j4:ag.result[2]
result[3] <= lpm_constant_4j4:ag.result[3]
result[4] <= lpm_constant_4j4:ag.result[4]
result[5] <= lpm_constant_4j4:ag.result[5]
result[6] <= lpm_constant_4j4:ag.result[6]
result[7] <= lpm_constant_4j4:ag.result[7]
result[8] <= lpm_constant_4j4:ag.result[8]
result[9] <= lpm_constant_4j4:ag.result[9]
result[10] <= lpm_constant_4j4:ag.result[10]
result[11] <= lpm_constant_4j4:ag.result[11]
result[12] <= lpm_constant_4j4:ag.result[12]
result[13] <= lpm_constant_4j4:ag.result[13]
result[14] <= lpm_constant_4j4:ag.result[14]
result[15] <= lpm_constant_4j4:ag.result[15]
result[16] <= lpm_constant_4j4:ag.result[16]
result[17] <= lpm_constant_4j4:ag.result[17]
result[18] <= lpm_constant_4j4:ag.result[18]
result[19] <= lpm_constant_4j4:ag.result[19]
result[20] <= lpm_constant_4j4:ag.result[20]
result[21] <= lpm_constant_4j4:ag.result[21]
result[22] <= lpm_constant_4j4:ag.result[22]
result[23] <= lpm_constant_4j4:ag.result[23]
result[24] <= lpm_constant_4j4:ag.result[24]
result[25] <= lpm_constant_4j4:ag.result[25]
result[26] <= lpm_constant_4j4:ag.result[26]
result[27] <= lpm_constant_4j4:ag.result[27]
result[28] <= lpm_constant_4j4:ag.result[28]
result[29] <= lpm_constant_4j4:ag.result[29]
result[30] <= lpm_constant_4j4:ag.result[30]
result[31] <= lpm_constant_4j4:ag.result[31]


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac|lpm_constant_4j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|mux_2x1_32bit:39
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:37|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA
Zero <= 146.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= alu_1bit:57.result
Result[1] <= alu_1bit:77.result
Result[2] <= alu_1bit:78.result
Result[3] <= alu_1bit:79.result
Result[4] <= alu_1bit:91.result
Result[5] <= alu_1bit:90.result
Result[6] <= alu_1bit:89.result
Result[7] <= alu_1bit:88.result
Result[8] <= alu_1bit:99.result
Result[9] <= alu_1bit:98.result
Result[10] <= alu_1bit:97.result
Result[11] <= alu_1bit:96.result
Result[12] <= alu_1bit:95.result
Result[13] <= alu_1bit:94.result
Result[14] <= alu_1bit:93.result
Result[15] <= alu_1bit:92.result
Result[16] <= alu_1bit:125.result
Result[17] <= alu_1bit:126.result
Result[18] <= alu_1bit:127.result
Result[19] <= alu_1bit:128.result
Result[20] <= alu_1bit:129.result
Result[21] <= alu_1bit:130.result
Result[22] <= alu_1bit:131.result
Result[23] <= alu_1bit:132.result
Result[24] <= alu_1bit:134.result
Result[25] <= alu_1bit:135.result
Result[26] <= alu_1bit:136.result
Result[27] <= alu_1bit:137.result
Result[28] <= alu_1bit:138.result
Result[29] <= alu_1bit:139.result
Result[30] <= alu_1bit:140.result
Result[31] <= alu_1bit_msb:142.result
a[0] => alu_1bit:57.a
a[1] => alu_1bit:77.a
a[2] => alu_1bit:78.a
a[3] => alu_1bit:79.a
a[4] => alu_1bit:91.a
a[5] => alu_1bit:90.a
a[6] => alu_1bit:89.a
a[7] => alu_1bit:88.a
a[8] => alu_1bit:99.a
a[9] => alu_1bit:98.a
a[10] => alu_1bit:97.a
a[11] => alu_1bit:96.a
a[12] => alu_1bit:95.a
a[13] => alu_1bit:94.a
a[14] => alu_1bit:93.a
a[15] => alu_1bit:92.a
a[16] => alu_1bit:125.a
a[17] => alu_1bit:126.a
a[18] => alu_1bit:127.a
a[19] => alu_1bit:128.a
a[20] => alu_1bit:129.a
a[21] => alu_1bit:130.a
a[22] => alu_1bit:131.a
a[23] => alu_1bit:132.a
a[24] => alu_1bit:134.a
a[25] => alu_1bit:135.a
a[26] => alu_1bit:136.a
a[27] => alu_1bit:137.a
a[28] => alu_1bit:138.a
a[29] => alu_1bit:139.a
a[30] => alu_1bit:140.a
a[31] => alu_1bit_msb:142.a
b[0] => alu_1bit:57.b
b[1] => alu_1bit:77.b
b[2] => alu_1bit:78.b
b[3] => alu_1bit:79.b
b[4] => alu_1bit:91.b
b[5] => alu_1bit:90.b
b[6] => alu_1bit:89.b
b[7] => alu_1bit:88.b
b[8] => alu_1bit:99.b
b[9] => alu_1bit:98.b
b[10] => alu_1bit:97.b
b[11] => alu_1bit:96.b
b[12] => alu_1bit:95.b
b[13] => alu_1bit:94.b
b[14] => alu_1bit:93.b
b[15] => alu_1bit:92.b
b[16] => alu_1bit:125.b
b[17] => alu_1bit:126.b
b[18] => alu_1bit:127.b
b[19] => alu_1bit:128.b
b[20] => alu_1bit:129.b
b[21] => alu_1bit:130.b
b[22] => alu_1bit:131.b
b[23] => alu_1bit:132.b
b[24] => alu_1bit:134.b
b[25] => alu_1bit:135.b
b[26] => alu_1bit:136.b
b[27] => alu_1bit:137.b
b[28] => alu_1bit:138.b
b[29] => alu_1bit:139.b
b[30] => alu_1bit:140.b
b[31] => alu_1bit_msb:142.b
InvB => alu_1bit:134.InvB
InvB => alu_1bit:132.InvB
InvB => alu_1bit:131.InvB
InvB => alu_1bit:130.InvB
InvB => alu_1bit:129.InvB
InvB => alu_1bit:128.InvB
InvB => alu_1bit:127.InvB
InvB => alu_1bit:126.InvB
InvB => alu_1bit:125.InvB
InvB => alu_1bit:92.InvB
InvB => alu_1bit:93.InvB
InvB => alu_1bit:94.InvB
InvB => alu_1bit:95.InvB
InvB => alu_1bit:96.InvB
InvB => alu_1bit:97.InvB
InvB => alu_1bit:98.InvB
InvB => alu_1bit:99.InvB
InvB => alu_1bit:88.InvB
InvB => alu_1bit:89.InvB
InvB => alu_1bit:90.InvB
InvB => alu_1bit:91.InvB
InvB => alu_1bit:79.InvB
InvB => alu_1bit:78.InvB
InvB => alu_1bit:77.InvB
InvB => alu_1bit:140.InvB
InvB => alu_1bit:139.InvB
InvB => alu_1bit:138.InvB
InvB => alu_1bit:137.InvB
InvB => alu_1bit:136.InvB
InvB => alu_1bit:135.InvB
InvB => alu_1bit_msb:142.INVB
InvB => alu_1bit:57.InvB
InvB => alu_1bit:57.CarryIn
Operation[0] => alu_1bit:135.OPERATION[0]
Operation[0] => alu_1bit:136.OPERATION[0]
Operation[0] => alu_1bit:137.OPERATION[0]
Operation[0] => alu_1bit:138.OPERATION[0]
Operation[0] => alu_1bit:139.OPERATION[0]
Operation[0] => alu_1bit:140.OPERATION[0]
Operation[0] => alu_1bit_msb:142.Operation[0]
Operation[0] => alu_1bit:57.OPERATION[0]
Operation[0] => alu_1bit:77.OPERATION[0]
Operation[0] => alu_1bit:78.OPERATION[0]
Operation[0] => alu_1bit:79.OPERATION[0]
Operation[0] => alu_1bit:91.OPERATION[0]
Operation[0] => alu_1bit:90.OPERATION[0]
Operation[0] => alu_1bit:89.OPERATION[0]
Operation[0] => alu_1bit:88.OPERATION[0]
Operation[0] => alu_1bit:99.OPERATION[0]
Operation[0] => alu_1bit:98.OPERATION[0]
Operation[0] => alu_1bit:97.OPERATION[0]
Operation[0] => alu_1bit:96.OPERATION[0]
Operation[0] => alu_1bit:95.OPERATION[0]
Operation[0] => alu_1bit:94.OPERATION[0]
Operation[0] => alu_1bit:93.OPERATION[0]
Operation[0] => alu_1bit:92.OPERATION[0]
Operation[0] => alu_1bit:125.OPERATION[0]
Operation[0] => alu_1bit:126.OPERATION[0]
Operation[0] => alu_1bit:127.OPERATION[0]
Operation[0] => alu_1bit:128.OPERATION[0]
Operation[0] => alu_1bit:129.OPERATION[0]
Operation[0] => alu_1bit:130.OPERATION[0]
Operation[0] => alu_1bit:131.OPERATION[0]
Operation[0] => alu_1bit:132.OPERATION[0]
Operation[0] => alu_1bit:134.OPERATION[0]
Operation[1] => alu_1bit:135.OPERATION[1]
Operation[1] => alu_1bit:136.OPERATION[1]
Operation[1] => alu_1bit:137.OPERATION[1]
Operation[1] => alu_1bit:138.OPERATION[1]
Operation[1] => alu_1bit:139.OPERATION[1]
Operation[1] => alu_1bit:140.OPERATION[1]
Operation[1] => alu_1bit_msb:142.Operation[1]
Operation[1] => alu_1bit:57.OPERATION[1]
Operation[1] => alu_1bit:77.OPERATION[1]
Operation[1] => alu_1bit:78.OPERATION[1]
Operation[1] => alu_1bit:79.OPERATION[1]
Operation[1] => alu_1bit:91.OPERATION[1]
Operation[1] => alu_1bit:90.OPERATION[1]
Operation[1] => alu_1bit:89.OPERATION[1]
Operation[1] => alu_1bit:88.OPERATION[1]
Operation[1] => alu_1bit:99.OPERATION[1]
Operation[1] => alu_1bit:98.OPERATION[1]
Operation[1] => alu_1bit:97.OPERATION[1]
Operation[1] => alu_1bit:96.OPERATION[1]
Operation[1] => alu_1bit:95.OPERATION[1]
Operation[1] => alu_1bit:94.OPERATION[1]
Operation[1] => alu_1bit:93.OPERATION[1]
Operation[1] => alu_1bit:92.OPERATION[1]
Operation[1] => alu_1bit:125.OPERATION[1]
Operation[1] => alu_1bit:126.OPERATION[1]
Operation[1] => alu_1bit:127.OPERATION[1]
Operation[1] => alu_1bit:128.OPERATION[1]
Operation[1] => alu_1bit:129.OPERATION[1]
Operation[1] => alu_1bit:130.OPERATION[1]
Operation[1] => alu_1bit:131.OPERATION[1]
Operation[1] => alu_1bit:132.OPERATION[1]
Operation[1] => alu_1bit:134.OPERATION[1]
Overflow <= alu_1bit_msb:142.Overflow


|mips_mono|alu_32bit:ULA|alu_1bit:134
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:134|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:132
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:132|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:131
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:131|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:130
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:130|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:129
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:129|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:128
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:128|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:127
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:127|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:126
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:126|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:125
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:125|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:92
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:92|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:93
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:93|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:94
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:94|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:95
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:95|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:96
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:96|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:97
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:97|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:98
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:98|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:99
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:99|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:88
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:88|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:89
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:89|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:90
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:90|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:91
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:91|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:79
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:79|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:78
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:78|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:77
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:77|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:57
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:57|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142
Set <= full_adder:56.S
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:56.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:56.Cin
CarryIn => 53.IN1
Overflow <= 55.DB_MAX_OUTPUT_PORT_TYPE
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => 55.IN0
Operation[1] => mux_4x1_1bit:48.sel[1]
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:140
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:140|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:139
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:139|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:138
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:138|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:137
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:137|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:136
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:136|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:135
CarryOut <= full_adder:53.Cout
InvB => 50.IN0
B => 50.IN1
B => 46.IN1
B => 45.IN1
A => full_adder:53.A
A => 46.IN0
A => 45.IN0
CarryIn => full_adder:53.Cin
Result <= mux_4x1_1bit:48.S
less => mux_4x1_1bit:48.D
Operation[0] => mux_4x1_1bit:48.sel[0]
Operation[1] => mux_4x1_1bit:48.sel[1]


|mips_mono|alu_32bit:ULA|alu_1bit:135|full_adder:53
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48
S <= mux_2x1_1bit:21.S
sel[0] => mux_2x1_1bit:20.sel
sel[0] => mux_2x1_1bit:24.sel
sel[1] => mux_2x1_1bit:21.sel
A => mux_2x1_1bit:20.A
B => mux_2x1_1bit:20.B
C => mux_2x1_1bit:24.A
D => mux_2x1_1bit:24.B


|mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:21
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu_operation:135
Operation[0] <= 77.DB_MAX_OUTPUT_PORT_TYPE
Operation[1] <= 75.DB_MAX_OUTPUT_PORT_TYPE
Operation[2] <= 73.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] => 73.IN0
ALUOp[1] => 74.IN0
ALUOp[1] => 75.IN0
ALUOp[1] => 77.IN0
F[0] => 76.IN1
F[1] => 74.IN1
F[2] => 75.IN1
F[3] => 76.IN0
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~


|mips_mono|bank_reg_32x32bit:BancoRegistradores
Rd_Data_A[0] <= mux_32x1_32bit:78.dout[0]
Rd_Data_A[1] <= mux_32x1_32bit:78.dout[1]
Rd_Data_A[2] <= mux_32x1_32bit:78.dout[2]
Rd_Data_A[3] <= mux_32x1_32bit:78.dout[3]
Rd_Data_A[4] <= mux_32x1_32bit:78.dout[4]
Rd_Data_A[5] <= mux_32x1_32bit:78.dout[5]
Rd_Data_A[6] <= mux_32x1_32bit:78.dout[6]
Rd_Data_A[7] <= mux_32x1_32bit:78.dout[7]
Rd_Data_A[8] <= mux_32x1_32bit:78.dout[8]
Rd_Data_A[9] <= mux_32x1_32bit:78.dout[9]
Rd_Data_A[10] <= mux_32x1_32bit:78.dout[10]
Rd_Data_A[11] <= mux_32x1_32bit:78.dout[11]
Rd_Data_A[12] <= mux_32x1_32bit:78.dout[12]
Rd_Data_A[13] <= mux_32x1_32bit:78.dout[13]
Rd_Data_A[14] <= mux_32x1_32bit:78.dout[14]
Rd_Data_A[15] <= mux_32x1_32bit:78.dout[15]
Rd_Data_A[16] <= mux_32x1_32bit:78.dout[16]
Rd_Data_A[17] <= mux_32x1_32bit:78.dout[17]
Rd_Data_A[18] <= mux_32x1_32bit:78.dout[18]
Rd_Data_A[19] <= mux_32x1_32bit:78.dout[19]
Rd_Data_A[20] <= mux_32x1_32bit:78.dout[20]
Rd_Data_A[21] <= mux_32x1_32bit:78.dout[21]
Rd_Data_A[22] <= mux_32x1_32bit:78.dout[22]
Rd_Data_A[23] <= mux_32x1_32bit:78.dout[23]
Rd_Data_A[24] <= mux_32x1_32bit:78.dout[24]
Rd_Data_A[25] <= mux_32x1_32bit:78.dout[25]
Rd_Data_A[26] <= mux_32x1_32bit:78.dout[26]
Rd_Data_A[27] <= mux_32x1_32bit:78.dout[27]
Rd_Data_A[28] <= mux_32x1_32bit:78.dout[28]
Rd_Data_A[29] <= mux_32x1_32bit:78.dout[29]
Rd_Data_A[30] <= mux_32x1_32bit:78.dout[30]
Rd_Data_A[31] <= mux_32x1_32bit:78.dout[31]
clk => reg_pp_32bit_null:nulo.clk
clk => reg_pp_32bit:at.clk
clk => reg_pp_32bit:v0.clk
clk => reg_pp_32bit:v1.clk
clk => reg_pp_32bit:a0.clk
clk => reg_pp_32bit:a1.clk
clk => reg_pp_32bit:a2.clk
clk => reg_pp_32bit:a3.clk
clk => reg_pp_32bit:t0.clk
clk => reg_pp_32bit:t1.clk
clk => reg_pp_32bit:t2.clk
clk => reg_pp_32bit:t3.clk
clk => reg_pp_32bit:t4.clk
clk => reg_pp_32bit:t5.clk
clk => reg_pp_32bit:t6.clk
clk => reg_pp_32bit:t7.clk
clk => reg_pp_32bit:s0.clk
clk => reg_pp_32bit:s1.clk
clk => reg_pp_32bit:s2.clk
clk => reg_pp_32bit:s3.clk
clk => reg_pp_32bit:s4.clk
clk => reg_pp_32bit:s5.clk
clk => reg_pp_32bit:s6.clk
clk => reg_pp_32bit:s7.clk
clk => reg_pp_32bit:t8.clk
clk => reg_pp_32bit:t9.clk
clk => reg_pp_32bit:k0.clk
clk => reg_pp_32bit:k1.clk
clk => reg_pp_32bit:gp.clk
clk => reg_pp_32bit:sp.clk
clk => reg_pp_32bit:fp.clk
clk => reg_pp_32bit:ra.clk
rst => reg_pp_32bit_null:nulo.rst
rst => reg_pp_32bit:at.rst
rst => reg_pp_32bit:v0.rst
rst => reg_pp_32bit:v1.rst
rst => reg_pp_32bit:a0.rst
rst => reg_pp_32bit:a1.rst
rst => reg_pp_32bit:a2.rst
rst => reg_pp_32bit:a3.rst
rst => reg_pp_32bit:t0.rst
rst => reg_pp_32bit:t1.rst
rst => reg_pp_32bit:t2.rst
rst => reg_pp_32bit:t3.rst
rst => reg_pp_32bit:t4.rst
rst => reg_pp_32bit:t5.rst
rst => reg_pp_32bit:t6.rst
rst => reg_pp_32bit:t7.rst
rst => reg_pp_32bit:s0.rst
rst => reg_pp_32bit:s1.rst
rst => reg_pp_32bit:s2.rst
rst => reg_pp_32bit:s3.rst
rst => reg_pp_32bit:s4.rst
rst => reg_pp_32bit:s5.rst
rst => reg_pp_32bit:s6.rst
rst => reg_pp_32bit:s7.rst
rst => reg_pp_32bit:t8.rst
rst => reg_pp_32bit:t9.rst
rst => reg_pp_32bit:k0.rst
rst => reg_pp_32bit:k1.rst
rst => reg_pp_32bit:gp.rst
rst => reg_pp_32bit:sp.rst
rst => reg_pp_32bit:fp.rst
rst => reg_pp_32bit:ra.rst
wr => 160.IN0
wr => 122.IN0
wr => 123.IN0
wr => 126.IN0
wr => 125.IN0
wr => 124.IN0
wr => 128.IN0
wr => 129.IN0
wr => 137.IN0
wr => 136.IN0
wr => 135.IN0
wr => 133.IN0
wr => 134.IN0
wr => 132.IN0
wr => 131.IN0
wr => 130.IN0
wr => 153.IN0
wr => 151.IN0
wr => 152.IN0
wr => 150.IN0
wr => 149.IN0
wr => 148.IN0
wr => 146.IN0
wr => 147.IN0
wr => 145.IN0
wr => 143.IN0
wr => 144.IN0
wr => 141.IN0
wr => 142.IN0
wr => 140.IN0
wr => 138.IN0
wr => 139.IN0
Wr_Addr[0] => decoder_5x32:117.addr[0]
Wr_Addr[1] => decoder_5x32:117.addr[1]
Wr_Addr[2] => decoder_5x32:117.addr[2]
Wr_Addr[3] => decoder_5x32:117.addr[3]
Wr_Addr[4] => decoder_5x32:117.addr[4]
Wr_Data[0] => reg_pp_32bit_null:nulo.D[0]
Wr_Data[0] => reg_pp_32bit:at.D[0]
Wr_Data[0] => reg_pp_32bit:v0.D[0]
Wr_Data[0] => reg_pp_32bit:v1.D[0]
Wr_Data[0] => reg_pp_32bit:a0.D[0]
Wr_Data[0] => reg_pp_32bit:a1.D[0]
Wr_Data[0] => reg_pp_32bit:a2.D[0]
Wr_Data[0] => reg_pp_32bit:a3.D[0]
Wr_Data[0] => reg_pp_32bit:t0.D[0]
Wr_Data[0] => reg_pp_32bit:t1.D[0]
Wr_Data[0] => reg_pp_32bit:t2.D[0]
Wr_Data[0] => reg_pp_32bit:t3.D[0]
Wr_Data[0] => reg_pp_32bit:t4.D[0]
Wr_Data[0] => reg_pp_32bit:t5.D[0]
Wr_Data[0] => reg_pp_32bit:t6.D[0]
Wr_Data[0] => reg_pp_32bit:t7.D[0]
Wr_Data[0] => reg_pp_32bit:s0.D[0]
Wr_Data[0] => reg_pp_32bit:s1.D[0]
Wr_Data[0] => reg_pp_32bit:s2.D[0]
Wr_Data[0] => reg_pp_32bit:s3.D[0]
Wr_Data[0] => reg_pp_32bit:s4.D[0]
Wr_Data[0] => reg_pp_32bit:s5.D[0]
Wr_Data[0] => reg_pp_32bit:s6.D[0]
Wr_Data[0] => reg_pp_32bit:s7.D[0]
Wr_Data[0] => reg_pp_32bit:t8.D[0]
Wr_Data[0] => reg_pp_32bit:t9.D[0]
Wr_Data[0] => reg_pp_32bit:k0.D[0]
Wr_Data[0] => reg_pp_32bit:k1.D[0]
Wr_Data[0] => reg_pp_32bit:gp.D[0]
Wr_Data[0] => reg_pp_32bit:sp.D[0]
Wr_Data[0] => reg_pp_32bit:fp.D[0]
Wr_Data[0] => reg_pp_32bit:ra.D[0]
Wr_Data[1] => reg_pp_32bit_null:nulo.D[1]
Wr_Data[1] => reg_pp_32bit:at.D[1]
Wr_Data[1] => reg_pp_32bit:v0.D[1]
Wr_Data[1] => reg_pp_32bit:v1.D[1]
Wr_Data[1] => reg_pp_32bit:a0.D[1]
Wr_Data[1] => reg_pp_32bit:a1.D[1]
Wr_Data[1] => reg_pp_32bit:a2.D[1]
Wr_Data[1] => reg_pp_32bit:a3.D[1]
Wr_Data[1] => reg_pp_32bit:t0.D[1]
Wr_Data[1] => reg_pp_32bit:t1.D[1]
Wr_Data[1] => reg_pp_32bit:t2.D[1]
Wr_Data[1] => reg_pp_32bit:t3.D[1]
Wr_Data[1] => reg_pp_32bit:t4.D[1]
Wr_Data[1] => reg_pp_32bit:t5.D[1]
Wr_Data[1] => reg_pp_32bit:t6.D[1]
Wr_Data[1] => reg_pp_32bit:t7.D[1]
Wr_Data[1] => reg_pp_32bit:s0.D[1]
Wr_Data[1] => reg_pp_32bit:s1.D[1]
Wr_Data[1] => reg_pp_32bit:s2.D[1]
Wr_Data[1] => reg_pp_32bit:s3.D[1]
Wr_Data[1] => reg_pp_32bit:s4.D[1]
Wr_Data[1] => reg_pp_32bit:s5.D[1]
Wr_Data[1] => reg_pp_32bit:s6.D[1]
Wr_Data[1] => reg_pp_32bit:s7.D[1]
Wr_Data[1] => reg_pp_32bit:t8.D[1]
Wr_Data[1] => reg_pp_32bit:t9.D[1]
Wr_Data[1] => reg_pp_32bit:k0.D[1]
Wr_Data[1] => reg_pp_32bit:k1.D[1]
Wr_Data[1] => reg_pp_32bit:gp.D[1]
Wr_Data[1] => reg_pp_32bit:sp.D[1]
Wr_Data[1] => reg_pp_32bit:fp.D[1]
Wr_Data[1] => reg_pp_32bit:ra.D[1]
Wr_Data[2] => reg_pp_32bit_null:nulo.D[2]
Wr_Data[2] => reg_pp_32bit:at.D[2]
Wr_Data[2] => reg_pp_32bit:v0.D[2]
Wr_Data[2] => reg_pp_32bit:v1.D[2]
Wr_Data[2] => reg_pp_32bit:a0.D[2]
Wr_Data[2] => reg_pp_32bit:a1.D[2]
Wr_Data[2] => reg_pp_32bit:a2.D[2]
Wr_Data[2] => reg_pp_32bit:a3.D[2]
Wr_Data[2] => reg_pp_32bit:t0.D[2]
Wr_Data[2] => reg_pp_32bit:t1.D[2]
Wr_Data[2] => reg_pp_32bit:t2.D[2]
Wr_Data[2] => reg_pp_32bit:t3.D[2]
Wr_Data[2] => reg_pp_32bit:t4.D[2]
Wr_Data[2] => reg_pp_32bit:t5.D[2]
Wr_Data[2] => reg_pp_32bit:t6.D[2]
Wr_Data[2] => reg_pp_32bit:t7.D[2]
Wr_Data[2] => reg_pp_32bit:s0.D[2]
Wr_Data[2] => reg_pp_32bit:s1.D[2]
Wr_Data[2] => reg_pp_32bit:s2.D[2]
Wr_Data[2] => reg_pp_32bit:s3.D[2]
Wr_Data[2] => reg_pp_32bit:s4.D[2]
Wr_Data[2] => reg_pp_32bit:s5.D[2]
Wr_Data[2] => reg_pp_32bit:s6.D[2]
Wr_Data[2] => reg_pp_32bit:s7.D[2]
Wr_Data[2] => reg_pp_32bit:t8.D[2]
Wr_Data[2] => reg_pp_32bit:t9.D[2]
Wr_Data[2] => reg_pp_32bit:k0.D[2]
Wr_Data[2] => reg_pp_32bit:k1.D[2]
Wr_Data[2] => reg_pp_32bit:gp.D[2]
Wr_Data[2] => reg_pp_32bit:sp.D[2]
Wr_Data[2] => reg_pp_32bit:fp.D[2]
Wr_Data[2] => reg_pp_32bit:ra.D[2]
Wr_Data[3] => reg_pp_32bit_null:nulo.D[3]
Wr_Data[3] => reg_pp_32bit:at.D[3]
Wr_Data[3] => reg_pp_32bit:v0.D[3]
Wr_Data[3] => reg_pp_32bit:v1.D[3]
Wr_Data[3] => reg_pp_32bit:a0.D[3]
Wr_Data[3] => reg_pp_32bit:a1.D[3]
Wr_Data[3] => reg_pp_32bit:a2.D[3]
Wr_Data[3] => reg_pp_32bit:a3.D[3]
Wr_Data[3] => reg_pp_32bit:t0.D[3]
Wr_Data[3] => reg_pp_32bit:t1.D[3]
Wr_Data[3] => reg_pp_32bit:t2.D[3]
Wr_Data[3] => reg_pp_32bit:t3.D[3]
Wr_Data[3] => reg_pp_32bit:t4.D[3]
Wr_Data[3] => reg_pp_32bit:t5.D[3]
Wr_Data[3] => reg_pp_32bit:t6.D[3]
Wr_Data[3] => reg_pp_32bit:t7.D[3]
Wr_Data[3] => reg_pp_32bit:s0.D[3]
Wr_Data[3] => reg_pp_32bit:s1.D[3]
Wr_Data[3] => reg_pp_32bit:s2.D[3]
Wr_Data[3] => reg_pp_32bit:s3.D[3]
Wr_Data[3] => reg_pp_32bit:s4.D[3]
Wr_Data[3] => reg_pp_32bit:s5.D[3]
Wr_Data[3] => reg_pp_32bit:s6.D[3]
Wr_Data[3] => reg_pp_32bit:s7.D[3]
Wr_Data[3] => reg_pp_32bit:t8.D[3]
Wr_Data[3] => reg_pp_32bit:t9.D[3]
Wr_Data[3] => reg_pp_32bit:k0.D[3]
Wr_Data[3] => reg_pp_32bit:k1.D[3]
Wr_Data[3] => reg_pp_32bit:gp.D[3]
Wr_Data[3] => reg_pp_32bit:sp.D[3]
Wr_Data[3] => reg_pp_32bit:fp.D[3]
Wr_Data[3] => reg_pp_32bit:ra.D[3]
Wr_Data[4] => reg_pp_32bit_null:nulo.D[4]
Wr_Data[4] => reg_pp_32bit:at.D[4]
Wr_Data[4] => reg_pp_32bit:v0.D[4]
Wr_Data[4] => reg_pp_32bit:v1.D[4]
Wr_Data[4] => reg_pp_32bit:a0.D[4]
Wr_Data[4] => reg_pp_32bit:a1.D[4]
Wr_Data[4] => reg_pp_32bit:a2.D[4]
Wr_Data[4] => reg_pp_32bit:a3.D[4]
Wr_Data[4] => reg_pp_32bit:t0.D[4]
Wr_Data[4] => reg_pp_32bit:t1.D[4]
Wr_Data[4] => reg_pp_32bit:t2.D[4]
Wr_Data[4] => reg_pp_32bit:t3.D[4]
Wr_Data[4] => reg_pp_32bit:t4.D[4]
Wr_Data[4] => reg_pp_32bit:t5.D[4]
Wr_Data[4] => reg_pp_32bit:t6.D[4]
Wr_Data[4] => reg_pp_32bit:t7.D[4]
Wr_Data[4] => reg_pp_32bit:s0.D[4]
Wr_Data[4] => reg_pp_32bit:s1.D[4]
Wr_Data[4] => reg_pp_32bit:s2.D[4]
Wr_Data[4] => reg_pp_32bit:s3.D[4]
Wr_Data[4] => reg_pp_32bit:s4.D[4]
Wr_Data[4] => reg_pp_32bit:s5.D[4]
Wr_Data[4] => reg_pp_32bit:s6.D[4]
Wr_Data[4] => reg_pp_32bit:s7.D[4]
Wr_Data[4] => reg_pp_32bit:t8.D[4]
Wr_Data[4] => reg_pp_32bit:t9.D[4]
Wr_Data[4] => reg_pp_32bit:k0.D[4]
Wr_Data[4] => reg_pp_32bit:k1.D[4]
Wr_Data[4] => reg_pp_32bit:gp.D[4]
Wr_Data[4] => reg_pp_32bit:sp.D[4]
Wr_Data[4] => reg_pp_32bit:fp.D[4]
Wr_Data[4] => reg_pp_32bit:ra.D[4]
Wr_Data[5] => reg_pp_32bit_null:nulo.D[5]
Wr_Data[5] => reg_pp_32bit:at.D[5]
Wr_Data[5] => reg_pp_32bit:v0.D[5]
Wr_Data[5] => reg_pp_32bit:v1.D[5]
Wr_Data[5] => reg_pp_32bit:a0.D[5]
Wr_Data[5] => reg_pp_32bit:a1.D[5]
Wr_Data[5] => reg_pp_32bit:a2.D[5]
Wr_Data[5] => reg_pp_32bit:a3.D[5]
Wr_Data[5] => reg_pp_32bit:t0.D[5]
Wr_Data[5] => reg_pp_32bit:t1.D[5]
Wr_Data[5] => reg_pp_32bit:t2.D[5]
Wr_Data[5] => reg_pp_32bit:t3.D[5]
Wr_Data[5] => reg_pp_32bit:t4.D[5]
Wr_Data[5] => reg_pp_32bit:t5.D[5]
Wr_Data[5] => reg_pp_32bit:t6.D[5]
Wr_Data[5] => reg_pp_32bit:t7.D[5]
Wr_Data[5] => reg_pp_32bit:s0.D[5]
Wr_Data[5] => reg_pp_32bit:s1.D[5]
Wr_Data[5] => reg_pp_32bit:s2.D[5]
Wr_Data[5] => reg_pp_32bit:s3.D[5]
Wr_Data[5] => reg_pp_32bit:s4.D[5]
Wr_Data[5] => reg_pp_32bit:s5.D[5]
Wr_Data[5] => reg_pp_32bit:s6.D[5]
Wr_Data[5] => reg_pp_32bit:s7.D[5]
Wr_Data[5] => reg_pp_32bit:t8.D[5]
Wr_Data[5] => reg_pp_32bit:t9.D[5]
Wr_Data[5] => reg_pp_32bit:k0.D[5]
Wr_Data[5] => reg_pp_32bit:k1.D[5]
Wr_Data[5] => reg_pp_32bit:gp.D[5]
Wr_Data[5] => reg_pp_32bit:sp.D[5]
Wr_Data[5] => reg_pp_32bit:fp.D[5]
Wr_Data[5] => reg_pp_32bit:ra.D[5]
Wr_Data[6] => reg_pp_32bit_null:nulo.D[6]
Wr_Data[6] => reg_pp_32bit:at.D[6]
Wr_Data[6] => reg_pp_32bit:v0.D[6]
Wr_Data[6] => reg_pp_32bit:v1.D[6]
Wr_Data[6] => reg_pp_32bit:a0.D[6]
Wr_Data[6] => reg_pp_32bit:a1.D[6]
Wr_Data[6] => reg_pp_32bit:a2.D[6]
Wr_Data[6] => reg_pp_32bit:a3.D[6]
Wr_Data[6] => reg_pp_32bit:t0.D[6]
Wr_Data[6] => reg_pp_32bit:t1.D[6]
Wr_Data[6] => reg_pp_32bit:t2.D[6]
Wr_Data[6] => reg_pp_32bit:t3.D[6]
Wr_Data[6] => reg_pp_32bit:t4.D[6]
Wr_Data[6] => reg_pp_32bit:t5.D[6]
Wr_Data[6] => reg_pp_32bit:t6.D[6]
Wr_Data[6] => reg_pp_32bit:t7.D[6]
Wr_Data[6] => reg_pp_32bit:s0.D[6]
Wr_Data[6] => reg_pp_32bit:s1.D[6]
Wr_Data[6] => reg_pp_32bit:s2.D[6]
Wr_Data[6] => reg_pp_32bit:s3.D[6]
Wr_Data[6] => reg_pp_32bit:s4.D[6]
Wr_Data[6] => reg_pp_32bit:s5.D[6]
Wr_Data[6] => reg_pp_32bit:s6.D[6]
Wr_Data[6] => reg_pp_32bit:s7.D[6]
Wr_Data[6] => reg_pp_32bit:t8.D[6]
Wr_Data[6] => reg_pp_32bit:t9.D[6]
Wr_Data[6] => reg_pp_32bit:k0.D[6]
Wr_Data[6] => reg_pp_32bit:k1.D[6]
Wr_Data[6] => reg_pp_32bit:gp.D[6]
Wr_Data[6] => reg_pp_32bit:sp.D[6]
Wr_Data[6] => reg_pp_32bit:fp.D[6]
Wr_Data[6] => reg_pp_32bit:ra.D[6]
Wr_Data[7] => reg_pp_32bit_null:nulo.D[7]
Wr_Data[7] => reg_pp_32bit:at.D[7]
Wr_Data[7] => reg_pp_32bit:v0.D[7]
Wr_Data[7] => reg_pp_32bit:v1.D[7]
Wr_Data[7] => reg_pp_32bit:a0.D[7]
Wr_Data[7] => reg_pp_32bit:a1.D[7]
Wr_Data[7] => reg_pp_32bit:a2.D[7]
Wr_Data[7] => reg_pp_32bit:a3.D[7]
Wr_Data[7] => reg_pp_32bit:t0.D[7]
Wr_Data[7] => reg_pp_32bit:t1.D[7]
Wr_Data[7] => reg_pp_32bit:t2.D[7]
Wr_Data[7] => reg_pp_32bit:t3.D[7]
Wr_Data[7] => reg_pp_32bit:t4.D[7]
Wr_Data[7] => reg_pp_32bit:t5.D[7]
Wr_Data[7] => reg_pp_32bit:t6.D[7]
Wr_Data[7] => reg_pp_32bit:t7.D[7]
Wr_Data[7] => reg_pp_32bit:s0.D[7]
Wr_Data[7] => reg_pp_32bit:s1.D[7]
Wr_Data[7] => reg_pp_32bit:s2.D[7]
Wr_Data[7] => reg_pp_32bit:s3.D[7]
Wr_Data[7] => reg_pp_32bit:s4.D[7]
Wr_Data[7] => reg_pp_32bit:s5.D[7]
Wr_Data[7] => reg_pp_32bit:s6.D[7]
Wr_Data[7] => reg_pp_32bit:s7.D[7]
Wr_Data[7] => reg_pp_32bit:t8.D[7]
Wr_Data[7] => reg_pp_32bit:t9.D[7]
Wr_Data[7] => reg_pp_32bit:k0.D[7]
Wr_Data[7] => reg_pp_32bit:k1.D[7]
Wr_Data[7] => reg_pp_32bit:gp.D[7]
Wr_Data[7] => reg_pp_32bit:sp.D[7]
Wr_Data[7] => reg_pp_32bit:fp.D[7]
Wr_Data[7] => reg_pp_32bit:ra.D[7]
Wr_Data[8] => reg_pp_32bit_null:nulo.D[8]
Wr_Data[8] => reg_pp_32bit:at.D[8]
Wr_Data[8] => reg_pp_32bit:v0.D[8]
Wr_Data[8] => reg_pp_32bit:v1.D[8]
Wr_Data[8] => reg_pp_32bit:a0.D[8]
Wr_Data[8] => reg_pp_32bit:a1.D[8]
Wr_Data[8] => reg_pp_32bit:a2.D[8]
Wr_Data[8] => reg_pp_32bit:a3.D[8]
Wr_Data[8] => reg_pp_32bit:t0.D[8]
Wr_Data[8] => reg_pp_32bit:t1.D[8]
Wr_Data[8] => reg_pp_32bit:t2.D[8]
Wr_Data[8] => reg_pp_32bit:t3.D[8]
Wr_Data[8] => reg_pp_32bit:t4.D[8]
Wr_Data[8] => reg_pp_32bit:t5.D[8]
Wr_Data[8] => reg_pp_32bit:t6.D[8]
Wr_Data[8] => reg_pp_32bit:t7.D[8]
Wr_Data[8] => reg_pp_32bit:s0.D[8]
Wr_Data[8] => reg_pp_32bit:s1.D[8]
Wr_Data[8] => reg_pp_32bit:s2.D[8]
Wr_Data[8] => reg_pp_32bit:s3.D[8]
Wr_Data[8] => reg_pp_32bit:s4.D[8]
Wr_Data[8] => reg_pp_32bit:s5.D[8]
Wr_Data[8] => reg_pp_32bit:s6.D[8]
Wr_Data[8] => reg_pp_32bit:s7.D[8]
Wr_Data[8] => reg_pp_32bit:t8.D[8]
Wr_Data[8] => reg_pp_32bit:t9.D[8]
Wr_Data[8] => reg_pp_32bit:k0.D[8]
Wr_Data[8] => reg_pp_32bit:k1.D[8]
Wr_Data[8] => reg_pp_32bit:gp.D[8]
Wr_Data[8] => reg_pp_32bit:sp.D[8]
Wr_Data[8] => reg_pp_32bit:fp.D[8]
Wr_Data[8] => reg_pp_32bit:ra.D[8]
Wr_Data[9] => reg_pp_32bit_null:nulo.D[9]
Wr_Data[9] => reg_pp_32bit:at.D[9]
Wr_Data[9] => reg_pp_32bit:v0.D[9]
Wr_Data[9] => reg_pp_32bit:v1.D[9]
Wr_Data[9] => reg_pp_32bit:a0.D[9]
Wr_Data[9] => reg_pp_32bit:a1.D[9]
Wr_Data[9] => reg_pp_32bit:a2.D[9]
Wr_Data[9] => reg_pp_32bit:a3.D[9]
Wr_Data[9] => reg_pp_32bit:t0.D[9]
Wr_Data[9] => reg_pp_32bit:t1.D[9]
Wr_Data[9] => reg_pp_32bit:t2.D[9]
Wr_Data[9] => reg_pp_32bit:t3.D[9]
Wr_Data[9] => reg_pp_32bit:t4.D[9]
Wr_Data[9] => reg_pp_32bit:t5.D[9]
Wr_Data[9] => reg_pp_32bit:t6.D[9]
Wr_Data[9] => reg_pp_32bit:t7.D[9]
Wr_Data[9] => reg_pp_32bit:s0.D[9]
Wr_Data[9] => reg_pp_32bit:s1.D[9]
Wr_Data[9] => reg_pp_32bit:s2.D[9]
Wr_Data[9] => reg_pp_32bit:s3.D[9]
Wr_Data[9] => reg_pp_32bit:s4.D[9]
Wr_Data[9] => reg_pp_32bit:s5.D[9]
Wr_Data[9] => reg_pp_32bit:s6.D[9]
Wr_Data[9] => reg_pp_32bit:s7.D[9]
Wr_Data[9] => reg_pp_32bit:t8.D[9]
Wr_Data[9] => reg_pp_32bit:t9.D[9]
Wr_Data[9] => reg_pp_32bit:k0.D[9]
Wr_Data[9] => reg_pp_32bit:k1.D[9]
Wr_Data[9] => reg_pp_32bit:gp.D[9]
Wr_Data[9] => reg_pp_32bit:sp.D[9]
Wr_Data[9] => reg_pp_32bit:fp.D[9]
Wr_Data[9] => reg_pp_32bit:ra.D[9]
Wr_Data[10] => reg_pp_32bit_null:nulo.D[10]
Wr_Data[10] => reg_pp_32bit:at.D[10]
Wr_Data[10] => reg_pp_32bit:v0.D[10]
Wr_Data[10] => reg_pp_32bit:v1.D[10]
Wr_Data[10] => reg_pp_32bit:a0.D[10]
Wr_Data[10] => reg_pp_32bit:a1.D[10]
Wr_Data[10] => reg_pp_32bit:a2.D[10]
Wr_Data[10] => reg_pp_32bit:a3.D[10]
Wr_Data[10] => reg_pp_32bit:t0.D[10]
Wr_Data[10] => reg_pp_32bit:t1.D[10]
Wr_Data[10] => reg_pp_32bit:t2.D[10]
Wr_Data[10] => reg_pp_32bit:t3.D[10]
Wr_Data[10] => reg_pp_32bit:t4.D[10]
Wr_Data[10] => reg_pp_32bit:t5.D[10]
Wr_Data[10] => reg_pp_32bit:t6.D[10]
Wr_Data[10] => reg_pp_32bit:t7.D[10]
Wr_Data[10] => reg_pp_32bit:s0.D[10]
Wr_Data[10] => reg_pp_32bit:s1.D[10]
Wr_Data[10] => reg_pp_32bit:s2.D[10]
Wr_Data[10] => reg_pp_32bit:s3.D[10]
Wr_Data[10] => reg_pp_32bit:s4.D[10]
Wr_Data[10] => reg_pp_32bit:s5.D[10]
Wr_Data[10] => reg_pp_32bit:s6.D[10]
Wr_Data[10] => reg_pp_32bit:s7.D[10]
Wr_Data[10] => reg_pp_32bit:t8.D[10]
Wr_Data[10] => reg_pp_32bit:t9.D[10]
Wr_Data[10] => reg_pp_32bit:k0.D[10]
Wr_Data[10] => reg_pp_32bit:k1.D[10]
Wr_Data[10] => reg_pp_32bit:gp.D[10]
Wr_Data[10] => reg_pp_32bit:sp.D[10]
Wr_Data[10] => reg_pp_32bit:fp.D[10]
Wr_Data[10] => reg_pp_32bit:ra.D[10]
Wr_Data[11] => reg_pp_32bit_null:nulo.D[11]
Wr_Data[11] => reg_pp_32bit:at.D[11]
Wr_Data[11] => reg_pp_32bit:v0.D[11]
Wr_Data[11] => reg_pp_32bit:v1.D[11]
Wr_Data[11] => reg_pp_32bit:a0.D[11]
Wr_Data[11] => reg_pp_32bit:a1.D[11]
Wr_Data[11] => reg_pp_32bit:a2.D[11]
Wr_Data[11] => reg_pp_32bit:a3.D[11]
Wr_Data[11] => reg_pp_32bit:t0.D[11]
Wr_Data[11] => reg_pp_32bit:t1.D[11]
Wr_Data[11] => reg_pp_32bit:t2.D[11]
Wr_Data[11] => reg_pp_32bit:t3.D[11]
Wr_Data[11] => reg_pp_32bit:t4.D[11]
Wr_Data[11] => reg_pp_32bit:t5.D[11]
Wr_Data[11] => reg_pp_32bit:t6.D[11]
Wr_Data[11] => reg_pp_32bit:t7.D[11]
Wr_Data[11] => reg_pp_32bit:s0.D[11]
Wr_Data[11] => reg_pp_32bit:s1.D[11]
Wr_Data[11] => reg_pp_32bit:s2.D[11]
Wr_Data[11] => reg_pp_32bit:s3.D[11]
Wr_Data[11] => reg_pp_32bit:s4.D[11]
Wr_Data[11] => reg_pp_32bit:s5.D[11]
Wr_Data[11] => reg_pp_32bit:s6.D[11]
Wr_Data[11] => reg_pp_32bit:s7.D[11]
Wr_Data[11] => reg_pp_32bit:t8.D[11]
Wr_Data[11] => reg_pp_32bit:t9.D[11]
Wr_Data[11] => reg_pp_32bit:k0.D[11]
Wr_Data[11] => reg_pp_32bit:k1.D[11]
Wr_Data[11] => reg_pp_32bit:gp.D[11]
Wr_Data[11] => reg_pp_32bit:sp.D[11]
Wr_Data[11] => reg_pp_32bit:fp.D[11]
Wr_Data[11] => reg_pp_32bit:ra.D[11]
Wr_Data[12] => reg_pp_32bit_null:nulo.D[12]
Wr_Data[12] => reg_pp_32bit:at.D[12]
Wr_Data[12] => reg_pp_32bit:v0.D[12]
Wr_Data[12] => reg_pp_32bit:v1.D[12]
Wr_Data[12] => reg_pp_32bit:a0.D[12]
Wr_Data[12] => reg_pp_32bit:a1.D[12]
Wr_Data[12] => reg_pp_32bit:a2.D[12]
Wr_Data[12] => reg_pp_32bit:a3.D[12]
Wr_Data[12] => reg_pp_32bit:t0.D[12]
Wr_Data[12] => reg_pp_32bit:t1.D[12]
Wr_Data[12] => reg_pp_32bit:t2.D[12]
Wr_Data[12] => reg_pp_32bit:t3.D[12]
Wr_Data[12] => reg_pp_32bit:t4.D[12]
Wr_Data[12] => reg_pp_32bit:t5.D[12]
Wr_Data[12] => reg_pp_32bit:t6.D[12]
Wr_Data[12] => reg_pp_32bit:t7.D[12]
Wr_Data[12] => reg_pp_32bit:s0.D[12]
Wr_Data[12] => reg_pp_32bit:s1.D[12]
Wr_Data[12] => reg_pp_32bit:s2.D[12]
Wr_Data[12] => reg_pp_32bit:s3.D[12]
Wr_Data[12] => reg_pp_32bit:s4.D[12]
Wr_Data[12] => reg_pp_32bit:s5.D[12]
Wr_Data[12] => reg_pp_32bit:s6.D[12]
Wr_Data[12] => reg_pp_32bit:s7.D[12]
Wr_Data[12] => reg_pp_32bit:t8.D[12]
Wr_Data[12] => reg_pp_32bit:t9.D[12]
Wr_Data[12] => reg_pp_32bit:k0.D[12]
Wr_Data[12] => reg_pp_32bit:k1.D[12]
Wr_Data[12] => reg_pp_32bit:gp.D[12]
Wr_Data[12] => reg_pp_32bit:sp.D[12]
Wr_Data[12] => reg_pp_32bit:fp.D[12]
Wr_Data[12] => reg_pp_32bit:ra.D[12]
Wr_Data[13] => reg_pp_32bit_null:nulo.D[13]
Wr_Data[13] => reg_pp_32bit:at.D[13]
Wr_Data[13] => reg_pp_32bit:v0.D[13]
Wr_Data[13] => reg_pp_32bit:v1.D[13]
Wr_Data[13] => reg_pp_32bit:a0.D[13]
Wr_Data[13] => reg_pp_32bit:a1.D[13]
Wr_Data[13] => reg_pp_32bit:a2.D[13]
Wr_Data[13] => reg_pp_32bit:a3.D[13]
Wr_Data[13] => reg_pp_32bit:t0.D[13]
Wr_Data[13] => reg_pp_32bit:t1.D[13]
Wr_Data[13] => reg_pp_32bit:t2.D[13]
Wr_Data[13] => reg_pp_32bit:t3.D[13]
Wr_Data[13] => reg_pp_32bit:t4.D[13]
Wr_Data[13] => reg_pp_32bit:t5.D[13]
Wr_Data[13] => reg_pp_32bit:t6.D[13]
Wr_Data[13] => reg_pp_32bit:t7.D[13]
Wr_Data[13] => reg_pp_32bit:s0.D[13]
Wr_Data[13] => reg_pp_32bit:s1.D[13]
Wr_Data[13] => reg_pp_32bit:s2.D[13]
Wr_Data[13] => reg_pp_32bit:s3.D[13]
Wr_Data[13] => reg_pp_32bit:s4.D[13]
Wr_Data[13] => reg_pp_32bit:s5.D[13]
Wr_Data[13] => reg_pp_32bit:s6.D[13]
Wr_Data[13] => reg_pp_32bit:s7.D[13]
Wr_Data[13] => reg_pp_32bit:t8.D[13]
Wr_Data[13] => reg_pp_32bit:t9.D[13]
Wr_Data[13] => reg_pp_32bit:k0.D[13]
Wr_Data[13] => reg_pp_32bit:k1.D[13]
Wr_Data[13] => reg_pp_32bit:gp.D[13]
Wr_Data[13] => reg_pp_32bit:sp.D[13]
Wr_Data[13] => reg_pp_32bit:fp.D[13]
Wr_Data[13] => reg_pp_32bit:ra.D[13]
Wr_Data[14] => reg_pp_32bit_null:nulo.D[14]
Wr_Data[14] => reg_pp_32bit:at.D[14]
Wr_Data[14] => reg_pp_32bit:v0.D[14]
Wr_Data[14] => reg_pp_32bit:v1.D[14]
Wr_Data[14] => reg_pp_32bit:a0.D[14]
Wr_Data[14] => reg_pp_32bit:a1.D[14]
Wr_Data[14] => reg_pp_32bit:a2.D[14]
Wr_Data[14] => reg_pp_32bit:a3.D[14]
Wr_Data[14] => reg_pp_32bit:t0.D[14]
Wr_Data[14] => reg_pp_32bit:t1.D[14]
Wr_Data[14] => reg_pp_32bit:t2.D[14]
Wr_Data[14] => reg_pp_32bit:t3.D[14]
Wr_Data[14] => reg_pp_32bit:t4.D[14]
Wr_Data[14] => reg_pp_32bit:t5.D[14]
Wr_Data[14] => reg_pp_32bit:t6.D[14]
Wr_Data[14] => reg_pp_32bit:t7.D[14]
Wr_Data[14] => reg_pp_32bit:s0.D[14]
Wr_Data[14] => reg_pp_32bit:s1.D[14]
Wr_Data[14] => reg_pp_32bit:s2.D[14]
Wr_Data[14] => reg_pp_32bit:s3.D[14]
Wr_Data[14] => reg_pp_32bit:s4.D[14]
Wr_Data[14] => reg_pp_32bit:s5.D[14]
Wr_Data[14] => reg_pp_32bit:s6.D[14]
Wr_Data[14] => reg_pp_32bit:s7.D[14]
Wr_Data[14] => reg_pp_32bit:t8.D[14]
Wr_Data[14] => reg_pp_32bit:t9.D[14]
Wr_Data[14] => reg_pp_32bit:k0.D[14]
Wr_Data[14] => reg_pp_32bit:k1.D[14]
Wr_Data[14] => reg_pp_32bit:gp.D[14]
Wr_Data[14] => reg_pp_32bit:sp.D[14]
Wr_Data[14] => reg_pp_32bit:fp.D[14]
Wr_Data[14] => reg_pp_32bit:ra.D[14]
Wr_Data[15] => reg_pp_32bit_null:nulo.D[15]
Wr_Data[15] => reg_pp_32bit:at.D[15]
Wr_Data[15] => reg_pp_32bit:v0.D[15]
Wr_Data[15] => reg_pp_32bit:v1.D[15]
Wr_Data[15] => reg_pp_32bit:a0.D[15]
Wr_Data[15] => reg_pp_32bit:a1.D[15]
Wr_Data[15] => reg_pp_32bit:a2.D[15]
Wr_Data[15] => reg_pp_32bit:a3.D[15]
Wr_Data[15] => reg_pp_32bit:t0.D[15]
Wr_Data[15] => reg_pp_32bit:t1.D[15]
Wr_Data[15] => reg_pp_32bit:t2.D[15]
Wr_Data[15] => reg_pp_32bit:t3.D[15]
Wr_Data[15] => reg_pp_32bit:t4.D[15]
Wr_Data[15] => reg_pp_32bit:t5.D[15]
Wr_Data[15] => reg_pp_32bit:t6.D[15]
Wr_Data[15] => reg_pp_32bit:t7.D[15]
Wr_Data[15] => reg_pp_32bit:s0.D[15]
Wr_Data[15] => reg_pp_32bit:s1.D[15]
Wr_Data[15] => reg_pp_32bit:s2.D[15]
Wr_Data[15] => reg_pp_32bit:s3.D[15]
Wr_Data[15] => reg_pp_32bit:s4.D[15]
Wr_Data[15] => reg_pp_32bit:s5.D[15]
Wr_Data[15] => reg_pp_32bit:s6.D[15]
Wr_Data[15] => reg_pp_32bit:s7.D[15]
Wr_Data[15] => reg_pp_32bit:t8.D[15]
Wr_Data[15] => reg_pp_32bit:t9.D[15]
Wr_Data[15] => reg_pp_32bit:k0.D[15]
Wr_Data[15] => reg_pp_32bit:k1.D[15]
Wr_Data[15] => reg_pp_32bit:gp.D[15]
Wr_Data[15] => reg_pp_32bit:sp.D[15]
Wr_Data[15] => reg_pp_32bit:fp.D[15]
Wr_Data[15] => reg_pp_32bit:ra.D[15]
Wr_Data[16] => reg_pp_32bit_null:nulo.D[16]
Wr_Data[16] => reg_pp_32bit:at.D[16]
Wr_Data[16] => reg_pp_32bit:v0.D[16]
Wr_Data[16] => reg_pp_32bit:v1.D[16]
Wr_Data[16] => reg_pp_32bit:a0.D[16]
Wr_Data[16] => reg_pp_32bit:a1.D[16]
Wr_Data[16] => reg_pp_32bit:a2.D[16]
Wr_Data[16] => reg_pp_32bit:a3.D[16]
Wr_Data[16] => reg_pp_32bit:t0.D[16]
Wr_Data[16] => reg_pp_32bit:t1.D[16]
Wr_Data[16] => reg_pp_32bit:t2.D[16]
Wr_Data[16] => reg_pp_32bit:t3.D[16]
Wr_Data[16] => reg_pp_32bit:t4.D[16]
Wr_Data[16] => reg_pp_32bit:t5.D[16]
Wr_Data[16] => reg_pp_32bit:t6.D[16]
Wr_Data[16] => reg_pp_32bit:t7.D[16]
Wr_Data[16] => reg_pp_32bit:s0.D[16]
Wr_Data[16] => reg_pp_32bit:s1.D[16]
Wr_Data[16] => reg_pp_32bit:s2.D[16]
Wr_Data[16] => reg_pp_32bit:s3.D[16]
Wr_Data[16] => reg_pp_32bit:s4.D[16]
Wr_Data[16] => reg_pp_32bit:s5.D[16]
Wr_Data[16] => reg_pp_32bit:s6.D[16]
Wr_Data[16] => reg_pp_32bit:s7.D[16]
Wr_Data[16] => reg_pp_32bit:t8.D[16]
Wr_Data[16] => reg_pp_32bit:t9.D[16]
Wr_Data[16] => reg_pp_32bit:k0.D[16]
Wr_Data[16] => reg_pp_32bit:k1.D[16]
Wr_Data[16] => reg_pp_32bit:gp.D[16]
Wr_Data[16] => reg_pp_32bit:sp.D[16]
Wr_Data[16] => reg_pp_32bit:fp.D[16]
Wr_Data[16] => reg_pp_32bit:ra.D[16]
Wr_Data[17] => reg_pp_32bit_null:nulo.D[17]
Wr_Data[17] => reg_pp_32bit:at.D[17]
Wr_Data[17] => reg_pp_32bit:v0.D[17]
Wr_Data[17] => reg_pp_32bit:v1.D[17]
Wr_Data[17] => reg_pp_32bit:a0.D[17]
Wr_Data[17] => reg_pp_32bit:a1.D[17]
Wr_Data[17] => reg_pp_32bit:a2.D[17]
Wr_Data[17] => reg_pp_32bit:a3.D[17]
Wr_Data[17] => reg_pp_32bit:t0.D[17]
Wr_Data[17] => reg_pp_32bit:t1.D[17]
Wr_Data[17] => reg_pp_32bit:t2.D[17]
Wr_Data[17] => reg_pp_32bit:t3.D[17]
Wr_Data[17] => reg_pp_32bit:t4.D[17]
Wr_Data[17] => reg_pp_32bit:t5.D[17]
Wr_Data[17] => reg_pp_32bit:t6.D[17]
Wr_Data[17] => reg_pp_32bit:t7.D[17]
Wr_Data[17] => reg_pp_32bit:s0.D[17]
Wr_Data[17] => reg_pp_32bit:s1.D[17]
Wr_Data[17] => reg_pp_32bit:s2.D[17]
Wr_Data[17] => reg_pp_32bit:s3.D[17]
Wr_Data[17] => reg_pp_32bit:s4.D[17]
Wr_Data[17] => reg_pp_32bit:s5.D[17]
Wr_Data[17] => reg_pp_32bit:s6.D[17]
Wr_Data[17] => reg_pp_32bit:s7.D[17]
Wr_Data[17] => reg_pp_32bit:t8.D[17]
Wr_Data[17] => reg_pp_32bit:t9.D[17]
Wr_Data[17] => reg_pp_32bit:k0.D[17]
Wr_Data[17] => reg_pp_32bit:k1.D[17]
Wr_Data[17] => reg_pp_32bit:gp.D[17]
Wr_Data[17] => reg_pp_32bit:sp.D[17]
Wr_Data[17] => reg_pp_32bit:fp.D[17]
Wr_Data[17] => reg_pp_32bit:ra.D[17]
Wr_Data[18] => reg_pp_32bit_null:nulo.D[18]
Wr_Data[18] => reg_pp_32bit:at.D[18]
Wr_Data[18] => reg_pp_32bit:v0.D[18]
Wr_Data[18] => reg_pp_32bit:v1.D[18]
Wr_Data[18] => reg_pp_32bit:a0.D[18]
Wr_Data[18] => reg_pp_32bit:a1.D[18]
Wr_Data[18] => reg_pp_32bit:a2.D[18]
Wr_Data[18] => reg_pp_32bit:a3.D[18]
Wr_Data[18] => reg_pp_32bit:t0.D[18]
Wr_Data[18] => reg_pp_32bit:t1.D[18]
Wr_Data[18] => reg_pp_32bit:t2.D[18]
Wr_Data[18] => reg_pp_32bit:t3.D[18]
Wr_Data[18] => reg_pp_32bit:t4.D[18]
Wr_Data[18] => reg_pp_32bit:t5.D[18]
Wr_Data[18] => reg_pp_32bit:t6.D[18]
Wr_Data[18] => reg_pp_32bit:t7.D[18]
Wr_Data[18] => reg_pp_32bit:s0.D[18]
Wr_Data[18] => reg_pp_32bit:s1.D[18]
Wr_Data[18] => reg_pp_32bit:s2.D[18]
Wr_Data[18] => reg_pp_32bit:s3.D[18]
Wr_Data[18] => reg_pp_32bit:s4.D[18]
Wr_Data[18] => reg_pp_32bit:s5.D[18]
Wr_Data[18] => reg_pp_32bit:s6.D[18]
Wr_Data[18] => reg_pp_32bit:s7.D[18]
Wr_Data[18] => reg_pp_32bit:t8.D[18]
Wr_Data[18] => reg_pp_32bit:t9.D[18]
Wr_Data[18] => reg_pp_32bit:k0.D[18]
Wr_Data[18] => reg_pp_32bit:k1.D[18]
Wr_Data[18] => reg_pp_32bit:gp.D[18]
Wr_Data[18] => reg_pp_32bit:sp.D[18]
Wr_Data[18] => reg_pp_32bit:fp.D[18]
Wr_Data[18] => reg_pp_32bit:ra.D[18]
Wr_Data[19] => reg_pp_32bit_null:nulo.D[19]
Wr_Data[19] => reg_pp_32bit:at.D[19]
Wr_Data[19] => reg_pp_32bit:v0.D[19]
Wr_Data[19] => reg_pp_32bit:v1.D[19]
Wr_Data[19] => reg_pp_32bit:a0.D[19]
Wr_Data[19] => reg_pp_32bit:a1.D[19]
Wr_Data[19] => reg_pp_32bit:a2.D[19]
Wr_Data[19] => reg_pp_32bit:a3.D[19]
Wr_Data[19] => reg_pp_32bit:t0.D[19]
Wr_Data[19] => reg_pp_32bit:t1.D[19]
Wr_Data[19] => reg_pp_32bit:t2.D[19]
Wr_Data[19] => reg_pp_32bit:t3.D[19]
Wr_Data[19] => reg_pp_32bit:t4.D[19]
Wr_Data[19] => reg_pp_32bit:t5.D[19]
Wr_Data[19] => reg_pp_32bit:t6.D[19]
Wr_Data[19] => reg_pp_32bit:t7.D[19]
Wr_Data[19] => reg_pp_32bit:s0.D[19]
Wr_Data[19] => reg_pp_32bit:s1.D[19]
Wr_Data[19] => reg_pp_32bit:s2.D[19]
Wr_Data[19] => reg_pp_32bit:s3.D[19]
Wr_Data[19] => reg_pp_32bit:s4.D[19]
Wr_Data[19] => reg_pp_32bit:s5.D[19]
Wr_Data[19] => reg_pp_32bit:s6.D[19]
Wr_Data[19] => reg_pp_32bit:s7.D[19]
Wr_Data[19] => reg_pp_32bit:t8.D[19]
Wr_Data[19] => reg_pp_32bit:t9.D[19]
Wr_Data[19] => reg_pp_32bit:k0.D[19]
Wr_Data[19] => reg_pp_32bit:k1.D[19]
Wr_Data[19] => reg_pp_32bit:gp.D[19]
Wr_Data[19] => reg_pp_32bit:sp.D[19]
Wr_Data[19] => reg_pp_32bit:fp.D[19]
Wr_Data[19] => reg_pp_32bit:ra.D[19]
Wr_Data[20] => reg_pp_32bit_null:nulo.D[20]
Wr_Data[20] => reg_pp_32bit:at.D[20]
Wr_Data[20] => reg_pp_32bit:v0.D[20]
Wr_Data[20] => reg_pp_32bit:v1.D[20]
Wr_Data[20] => reg_pp_32bit:a0.D[20]
Wr_Data[20] => reg_pp_32bit:a1.D[20]
Wr_Data[20] => reg_pp_32bit:a2.D[20]
Wr_Data[20] => reg_pp_32bit:a3.D[20]
Wr_Data[20] => reg_pp_32bit:t0.D[20]
Wr_Data[20] => reg_pp_32bit:t1.D[20]
Wr_Data[20] => reg_pp_32bit:t2.D[20]
Wr_Data[20] => reg_pp_32bit:t3.D[20]
Wr_Data[20] => reg_pp_32bit:t4.D[20]
Wr_Data[20] => reg_pp_32bit:t5.D[20]
Wr_Data[20] => reg_pp_32bit:t6.D[20]
Wr_Data[20] => reg_pp_32bit:t7.D[20]
Wr_Data[20] => reg_pp_32bit:s0.D[20]
Wr_Data[20] => reg_pp_32bit:s1.D[20]
Wr_Data[20] => reg_pp_32bit:s2.D[20]
Wr_Data[20] => reg_pp_32bit:s3.D[20]
Wr_Data[20] => reg_pp_32bit:s4.D[20]
Wr_Data[20] => reg_pp_32bit:s5.D[20]
Wr_Data[20] => reg_pp_32bit:s6.D[20]
Wr_Data[20] => reg_pp_32bit:s7.D[20]
Wr_Data[20] => reg_pp_32bit:t8.D[20]
Wr_Data[20] => reg_pp_32bit:t9.D[20]
Wr_Data[20] => reg_pp_32bit:k0.D[20]
Wr_Data[20] => reg_pp_32bit:k1.D[20]
Wr_Data[20] => reg_pp_32bit:gp.D[20]
Wr_Data[20] => reg_pp_32bit:sp.D[20]
Wr_Data[20] => reg_pp_32bit:fp.D[20]
Wr_Data[20] => reg_pp_32bit:ra.D[20]
Wr_Data[21] => reg_pp_32bit_null:nulo.D[21]
Wr_Data[21] => reg_pp_32bit:at.D[21]
Wr_Data[21] => reg_pp_32bit:v0.D[21]
Wr_Data[21] => reg_pp_32bit:v1.D[21]
Wr_Data[21] => reg_pp_32bit:a0.D[21]
Wr_Data[21] => reg_pp_32bit:a1.D[21]
Wr_Data[21] => reg_pp_32bit:a2.D[21]
Wr_Data[21] => reg_pp_32bit:a3.D[21]
Wr_Data[21] => reg_pp_32bit:t0.D[21]
Wr_Data[21] => reg_pp_32bit:t1.D[21]
Wr_Data[21] => reg_pp_32bit:t2.D[21]
Wr_Data[21] => reg_pp_32bit:t3.D[21]
Wr_Data[21] => reg_pp_32bit:t4.D[21]
Wr_Data[21] => reg_pp_32bit:t5.D[21]
Wr_Data[21] => reg_pp_32bit:t6.D[21]
Wr_Data[21] => reg_pp_32bit:t7.D[21]
Wr_Data[21] => reg_pp_32bit:s0.D[21]
Wr_Data[21] => reg_pp_32bit:s1.D[21]
Wr_Data[21] => reg_pp_32bit:s2.D[21]
Wr_Data[21] => reg_pp_32bit:s3.D[21]
Wr_Data[21] => reg_pp_32bit:s4.D[21]
Wr_Data[21] => reg_pp_32bit:s5.D[21]
Wr_Data[21] => reg_pp_32bit:s6.D[21]
Wr_Data[21] => reg_pp_32bit:s7.D[21]
Wr_Data[21] => reg_pp_32bit:t8.D[21]
Wr_Data[21] => reg_pp_32bit:t9.D[21]
Wr_Data[21] => reg_pp_32bit:k0.D[21]
Wr_Data[21] => reg_pp_32bit:k1.D[21]
Wr_Data[21] => reg_pp_32bit:gp.D[21]
Wr_Data[21] => reg_pp_32bit:sp.D[21]
Wr_Data[21] => reg_pp_32bit:fp.D[21]
Wr_Data[21] => reg_pp_32bit:ra.D[21]
Wr_Data[22] => reg_pp_32bit_null:nulo.D[22]
Wr_Data[22] => reg_pp_32bit:at.D[22]
Wr_Data[22] => reg_pp_32bit:v0.D[22]
Wr_Data[22] => reg_pp_32bit:v1.D[22]
Wr_Data[22] => reg_pp_32bit:a0.D[22]
Wr_Data[22] => reg_pp_32bit:a1.D[22]
Wr_Data[22] => reg_pp_32bit:a2.D[22]
Wr_Data[22] => reg_pp_32bit:a3.D[22]
Wr_Data[22] => reg_pp_32bit:t0.D[22]
Wr_Data[22] => reg_pp_32bit:t1.D[22]
Wr_Data[22] => reg_pp_32bit:t2.D[22]
Wr_Data[22] => reg_pp_32bit:t3.D[22]
Wr_Data[22] => reg_pp_32bit:t4.D[22]
Wr_Data[22] => reg_pp_32bit:t5.D[22]
Wr_Data[22] => reg_pp_32bit:t6.D[22]
Wr_Data[22] => reg_pp_32bit:t7.D[22]
Wr_Data[22] => reg_pp_32bit:s0.D[22]
Wr_Data[22] => reg_pp_32bit:s1.D[22]
Wr_Data[22] => reg_pp_32bit:s2.D[22]
Wr_Data[22] => reg_pp_32bit:s3.D[22]
Wr_Data[22] => reg_pp_32bit:s4.D[22]
Wr_Data[22] => reg_pp_32bit:s5.D[22]
Wr_Data[22] => reg_pp_32bit:s6.D[22]
Wr_Data[22] => reg_pp_32bit:s7.D[22]
Wr_Data[22] => reg_pp_32bit:t8.D[22]
Wr_Data[22] => reg_pp_32bit:t9.D[22]
Wr_Data[22] => reg_pp_32bit:k0.D[22]
Wr_Data[22] => reg_pp_32bit:k1.D[22]
Wr_Data[22] => reg_pp_32bit:gp.D[22]
Wr_Data[22] => reg_pp_32bit:sp.D[22]
Wr_Data[22] => reg_pp_32bit:fp.D[22]
Wr_Data[22] => reg_pp_32bit:ra.D[22]
Wr_Data[23] => reg_pp_32bit_null:nulo.D[23]
Wr_Data[23] => reg_pp_32bit:at.D[23]
Wr_Data[23] => reg_pp_32bit:v0.D[23]
Wr_Data[23] => reg_pp_32bit:v1.D[23]
Wr_Data[23] => reg_pp_32bit:a0.D[23]
Wr_Data[23] => reg_pp_32bit:a1.D[23]
Wr_Data[23] => reg_pp_32bit:a2.D[23]
Wr_Data[23] => reg_pp_32bit:a3.D[23]
Wr_Data[23] => reg_pp_32bit:t0.D[23]
Wr_Data[23] => reg_pp_32bit:t1.D[23]
Wr_Data[23] => reg_pp_32bit:t2.D[23]
Wr_Data[23] => reg_pp_32bit:t3.D[23]
Wr_Data[23] => reg_pp_32bit:t4.D[23]
Wr_Data[23] => reg_pp_32bit:t5.D[23]
Wr_Data[23] => reg_pp_32bit:t6.D[23]
Wr_Data[23] => reg_pp_32bit:t7.D[23]
Wr_Data[23] => reg_pp_32bit:s0.D[23]
Wr_Data[23] => reg_pp_32bit:s1.D[23]
Wr_Data[23] => reg_pp_32bit:s2.D[23]
Wr_Data[23] => reg_pp_32bit:s3.D[23]
Wr_Data[23] => reg_pp_32bit:s4.D[23]
Wr_Data[23] => reg_pp_32bit:s5.D[23]
Wr_Data[23] => reg_pp_32bit:s6.D[23]
Wr_Data[23] => reg_pp_32bit:s7.D[23]
Wr_Data[23] => reg_pp_32bit:t8.D[23]
Wr_Data[23] => reg_pp_32bit:t9.D[23]
Wr_Data[23] => reg_pp_32bit:k0.D[23]
Wr_Data[23] => reg_pp_32bit:k1.D[23]
Wr_Data[23] => reg_pp_32bit:gp.D[23]
Wr_Data[23] => reg_pp_32bit:sp.D[23]
Wr_Data[23] => reg_pp_32bit:fp.D[23]
Wr_Data[23] => reg_pp_32bit:ra.D[23]
Wr_Data[24] => reg_pp_32bit_null:nulo.D[24]
Wr_Data[24] => reg_pp_32bit:at.D[24]
Wr_Data[24] => reg_pp_32bit:v0.D[24]
Wr_Data[24] => reg_pp_32bit:v1.D[24]
Wr_Data[24] => reg_pp_32bit:a0.D[24]
Wr_Data[24] => reg_pp_32bit:a1.D[24]
Wr_Data[24] => reg_pp_32bit:a2.D[24]
Wr_Data[24] => reg_pp_32bit:a3.D[24]
Wr_Data[24] => reg_pp_32bit:t0.D[24]
Wr_Data[24] => reg_pp_32bit:t1.D[24]
Wr_Data[24] => reg_pp_32bit:t2.D[24]
Wr_Data[24] => reg_pp_32bit:t3.D[24]
Wr_Data[24] => reg_pp_32bit:t4.D[24]
Wr_Data[24] => reg_pp_32bit:t5.D[24]
Wr_Data[24] => reg_pp_32bit:t6.D[24]
Wr_Data[24] => reg_pp_32bit:t7.D[24]
Wr_Data[24] => reg_pp_32bit:s0.D[24]
Wr_Data[24] => reg_pp_32bit:s1.D[24]
Wr_Data[24] => reg_pp_32bit:s2.D[24]
Wr_Data[24] => reg_pp_32bit:s3.D[24]
Wr_Data[24] => reg_pp_32bit:s4.D[24]
Wr_Data[24] => reg_pp_32bit:s5.D[24]
Wr_Data[24] => reg_pp_32bit:s6.D[24]
Wr_Data[24] => reg_pp_32bit:s7.D[24]
Wr_Data[24] => reg_pp_32bit:t8.D[24]
Wr_Data[24] => reg_pp_32bit:t9.D[24]
Wr_Data[24] => reg_pp_32bit:k0.D[24]
Wr_Data[24] => reg_pp_32bit:k1.D[24]
Wr_Data[24] => reg_pp_32bit:gp.D[24]
Wr_Data[24] => reg_pp_32bit:sp.D[24]
Wr_Data[24] => reg_pp_32bit:fp.D[24]
Wr_Data[24] => reg_pp_32bit:ra.D[24]
Wr_Data[25] => reg_pp_32bit_null:nulo.D[25]
Wr_Data[25] => reg_pp_32bit:at.D[25]
Wr_Data[25] => reg_pp_32bit:v0.D[25]
Wr_Data[25] => reg_pp_32bit:v1.D[25]
Wr_Data[25] => reg_pp_32bit:a0.D[25]
Wr_Data[25] => reg_pp_32bit:a1.D[25]
Wr_Data[25] => reg_pp_32bit:a2.D[25]
Wr_Data[25] => reg_pp_32bit:a3.D[25]
Wr_Data[25] => reg_pp_32bit:t0.D[25]
Wr_Data[25] => reg_pp_32bit:t1.D[25]
Wr_Data[25] => reg_pp_32bit:t2.D[25]
Wr_Data[25] => reg_pp_32bit:t3.D[25]
Wr_Data[25] => reg_pp_32bit:t4.D[25]
Wr_Data[25] => reg_pp_32bit:t5.D[25]
Wr_Data[25] => reg_pp_32bit:t6.D[25]
Wr_Data[25] => reg_pp_32bit:t7.D[25]
Wr_Data[25] => reg_pp_32bit:s0.D[25]
Wr_Data[25] => reg_pp_32bit:s1.D[25]
Wr_Data[25] => reg_pp_32bit:s2.D[25]
Wr_Data[25] => reg_pp_32bit:s3.D[25]
Wr_Data[25] => reg_pp_32bit:s4.D[25]
Wr_Data[25] => reg_pp_32bit:s5.D[25]
Wr_Data[25] => reg_pp_32bit:s6.D[25]
Wr_Data[25] => reg_pp_32bit:s7.D[25]
Wr_Data[25] => reg_pp_32bit:t8.D[25]
Wr_Data[25] => reg_pp_32bit:t9.D[25]
Wr_Data[25] => reg_pp_32bit:k0.D[25]
Wr_Data[25] => reg_pp_32bit:k1.D[25]
Wr_Data[25] => reg_pp_32bit:gp.D[25]
Wr_Data[25] => reg_pp_32bit:sp.D[25]
Wr_Data[25] => reg_pp_32bit:fp.D[25]
Wr_Data[25] => reg_pp_32bit:ra.D[25]
Wr_Data[26] => reg_pp_32bit_null:nulo.D[26]
Wr_Data[26] => reg_pp_32bit:at.D[26]
Wr_Data[26] => reg_pp_32bit:v0.D[26]
Wr_Data[26] => reg_pp_32bit:v1.D[26]
Wr_Data[26] => reg_pp_32bit:a0.D[26]
Wr_Data[26] => reg_pp_32bit:a1.D[26]
Wr_Data[26] => reg_pp_32bit:a2.D[26]
Wr_Data[26] => reg_pp_32bit:a3.D[26]
Wr_Data[26] => reg_pp_32bit:t0.D[26]
Wr_Data[26] => reg_pp_32bit:t1.D[26]
Wr_Data[26] => reg_pp_32bit:t2.D[26]
Wr_Data[26] => reg_pp_32bit:t3.D[26]
Wr_Data[26] => reg_pp_32bit:t4.D[26]
Wr_Data[26] => reg_pp_32bit:t5.D[26]
Wr_Data[26] => reg_pp_32bit:t6.D[26]
Wr_Data[26] => reg_pp_32bit:t7.D[26]
Wr_Data[26] => reg_pp_32bit:s0.D[26]
Wr_Data[26] => reg_pp_32bit:s1.D[26]
Wr_Data[26] => reg_pp_32bit:s2.D[26]
Wr_Data[26] => reg_pp_32bit:s3.D[26]
Wr_Data[26] => reg_pp_32bit:s4.D[26]
Wr_Data[26] => reg_pp_32bit:s5.D[26]
Wr_Data[26] => reg_pp_32bit:s6.D[26]
Wr_Data[26] => reg_pp_32bit:s7.D[26]
Wr_Data[26] => reg_pp_32bit:t8.D[26]
Wr_Data[26] => reg_pp_32bit:t9.D[26]
Wr_Data[26] => reg_pp_32bit:k0.D[26]
Wr_Data[26] => reg_pp_32bit:k1.D[26]
Wr_Data[26] => reg_pp_32bit:gp.D[26]
Wr_Data[26] => reg_pp_32bit:sp.D[26]
Wr_Data[26] => reg_pp_32bit:fp.D[26]
Wr_Data[26] => reg_pp_32bit:ra.D[26]
Wr_Data[27] => reg_pp_32bit_null:nulo.D[27]
Wr_Data[27] => reg_pp_32bit:at.D[27]
Wr_Data[27] => reg_pp_32bit:v0.D[27]
Wr_Data[27] => reg_pp_32bit:v1.D[27]
Wr_Data[27] => reg_pp_32bit:a0.D[27]
Wr_Data[27] => reg_pp_32bit:a1.D[27]
Wr_Data[27] => reg_pp_32bit:a2.D[27]
Wr_Data[27] => reg_pp_32bit:a3.D[27]
Wr_Data[27] => reg_pp_32bit:t0.D[27]
Wr_Data[27] => reg_pp_32bit:t1.D[27]
Wr_Data[27] => reg_pp_32bit:t2.D[27]
Wr_Data[27] => reg_pp_32bit:t3.D[27]
Wr_Data[27] => reg_pp_32bit:t4.D[27]
Wr_Data[27] => reg_pp_32bit:t5.D[27]
Wr_Data[27] => reg_pp_32bit:t6.D[27]
Wr_Data[27] => reg_pp_32bit:t7.D[27]
Wr_Data[27] => reg_pp_32bit:s0.D[27]
Wr_Data[27] => reg_pp_32bit:s1.D[27]
Wr_Data[27] => reg_pp_32bit:s2.D[27]
Wr_Data[27] => reg_pp_32bit:s3.D[27]
Wr_Data[27] => reg_pp_32bit:s4.D[27]
Wr_Data[27] => reg_pp_32bit:s5.D[27]
Wr_Data[27] => reg_pp_32bit:s6.D[27]
Wr_Data[27] => reg_pp_32bit:s7.D[27]
Wr_Data[27] => reg_pp_32bit:t8.D[27]
Wr_Data[27] => reg_pp_32bit:t9.D[27]
Wr_Data[27] => reg_pp_32bit:k0.D[27]
Wr_Data[27] => reg_pp_32bit:k1.D[27]
Wr_Data[27] => reg_pp_32bit:gp.D[27]
Wr_Data[27] => reg_pp_32bit:sp.D[27]
Wr_Data[27] => reg_pp_32bit:fp.D[27]
Wr_Data[27] => reg_pp_32bit:ra.D[27]
Wr_Data[28] => reg_pp_32bit_null:nulo.D[28]
Wr_Data[28] => reg_pp_32bit:at.D[28]
Wr_Data[28] => reg_pp_32bit:v0.D[28]
Wr_Data[28] => reg_pp_32bit:v1.D[28]
Wr_Data[28] => reg_pp_32bit:a0.D[28]
Wr_Data[28] => reg_pp_32bit:a1.D[28]
Wr_Data[28] => reg_pp_32bit:a2.D[28]
Wr_Data[28] => reg_pp_32bit:a3.D[28]
Wr_Data[28] => reg_pp_32bit:t0.D[28]
Wr_Data[28] => reg_pp_32bit:t1.D[28]
Wr_Data[28] => reg_pp_32bit:t2.D[28]
Wr_Data[28] => reg_pp_32bit:t3.D[28]
Wr_Data[28] => reg_pp_32bit:t4.D[28]
Wr_Data[28] => reg_pp_32bit:t5.D[28]
Wr_Data[28] => reg_pp_32bit:t6.D[28]
Wr_Data[28] => reg_pp_32bit:t7.D[28]
Wr_Data[28] => reg_pp_32bit:s0.D[28]
Wr_Data[28] => reg_pp_32bit:s1.D[28]
Wr_Data[28] => reg_pp_32bit:s2.D[28]
Wr_Data[28] => reg_pp_32bit:s3.D[28]
Wr_Data[28] => reg_pp_32bit:s4.D[28]
Wr_Data[28] => reg_pp_32bit:s5.D[28]
Wr_Data[28] => reg_pp_32bit:s6.D[28]
Wr_Data[28] => reg_pp_32bit:s7.D[28]
Wr_Data[28] => reg_pp_32bit:t8.D[28]
Wr_Data[28] => reg_pp_32bit:t9.D[28]
Wr_Data[28] => reg_pp_32bit:k0.D[28]
Wr_Data[28] => reg_pp_32bit:k1.D[28]
Wr_Data[28] => reg_pp_32bit:gp.D[28]
Wr_Data[28] => reg_pp_32bit:sp.D[28]
Wr_Data[28] => reg_pp_32bit:fp.D[28]
Wr_Data[28] => reg_pp_32bit:ra.D[28]
Wr_Data[29] => reg_pp_32bit_null:nulo.D[29]
Wr_Data[29] => reg_pp_32bit:at.D[29]
Wr_Data[29] => reg_pp_32bit:v0.D[29]
Wr_Data[29] => reg_pp_32bit:v1.D[29]
Wr_Data[29] => reg_pp_32bit:a0.D[29]
Wr_Data[29] => reg_pp_32bit:a1.D[29]
Wr_Data[29] => reg_pp_32bit:a2.D[29]
Wr_Data[29] => reg_pp_32bit:a3.D[29]
Wr_Data[29] => reg_pp_32bit:t0.D[29]
Wr_Data[29] => reg_pp_32bit:t1.D[29]
Wr_Data[29] => reg_pp_32bit:t2.D[29]
Wr_Data[29] => reg_pp_32bit:t3.D[29]
Wr_Data[29] => reg_pp_32bit:t4.D[29]
Wr_Data[29] => reg_pp_32bit:t5.D[29]
Wr_Data[29] => reg_pp_32bit:t6.D[29]
Wr_Data[29] => reg_pp_32bit:t7.D[29]
Wr_Data[29] => reg_pp_32bit:s0.D[29]
Wr_Data[29] => reg_pp_32bit:s1.D[29]
Wr_Data[29] => reg_pp_32bit:s2.D[29]
Wr_Data[29] => reg_pp_32bit:s3.D[29]
Wr_Data[29] => reg_pp_32bit:s4.D[29]
Wr_Data[29] => reg_pp_32bit:s5.D[29]
Wr_Data[29] => reg_pp_32bit:s6.D[29]
Wr_Data[29] => reg_pp_32bit:s7.D[29]
Wr_Data[29] => reg_pp_32bit:t8.D[29]
Wr_Data[29] => reg_pp_32bit:t9.D[29]
Wr_Data[29] => reg_pp_32bit:k0.D[29]
Wr_Data[29] => reg_pp_32bit:k1.D[29]
Wr_Data[29] => reg_pp_32bit:gp.D[29]
Wr_Data[29] => reg_pp_32bit:sp.D[29]
Wr_Data[29] => reg_pp_32bit:fp.D[29]
Wr_Data[29] => reg_pp_32bit:ra.D[29]
Wr_Data[30] => reg_pp_32bit_null:nulo.D[30]
Wr_Data[30] => reg_pp_32bit:at.D[30]
Wr_Data[30] => reg_pp_32bit:v0.D[30]
Wr_Data[30] => reg_pp_32bit:v1.D[30]
Wr_Data[30] => reg_pp_32bit:a0.D[30]
Wr_Data[30] => reg_pp_32bit:a1.D[30]
Wr_Data[30] => reg_pp_32bit:a2.D[30]
Wr_Data[30] => reg_pp_32bit:a3.D[30]
Wr_Data[30] => reg_pp_32bit:t0.D[30]
Wr_Data[30] => reg_pp_32bit:t1.D[30]
Wr_Data[30] => reg_pp_32bit:t2.D[30]
Wr_Data[30] => reg_pp_32bit:t3.D[30]
Wr_Data[30] => reg_pp_32bit:t4.D[30]
Wr_Data[30] => reg_pp_32bit:t5.D[30]
Wr_Data[30] => reg_pp_32bit:t6.D[30]
Wr_Data[30] => reg_pp_32bit:t7.D[30]
Wr_Data[30] => reg_pp_32bit:s0.D[30]
Wr_Data[30] => reg_pp_32bit:s1.D[30]
Wr_Data[30] => reg_pp_32bit:s2.D[30]
Wr_Data[30] => reg_pp_32bit:s3.D[30]
Wr_Data[30] => reg_pp_32bit:s4.D[30]
Wr_Data[30] => reg_pp_32bit:s5.D[30]
Wr_Data[30] => reg_pp_32bit:s6.D[30]
Wr_Data[30] => reg_pp_32bit:s7.D[30]
Wr_Data[30] => reg_pp_32bit:t8.D[30]
Wr_Data[30] => reg_pp_32bit:t9.D[30]
Wr_Data[30] => reg_pp_32bit:k0.D[30]
Wr_Data[30] => reg_pp_32bit:k1.D[30]
Wr_Data[30] => reg_pp_32bit:gp.D[30]
Wr_Data[30] => reg_pp_32bit:sp.D[30]
Wr_Data[30] => reg_pp_32bit:fp.D[30]
Wr_Data[30] => reg_pp_32bit:ra.D[30]
Wr_Data[31] => reg_pp_32bit_null:nulo.D[31]
Wr_Data[31] => reg_pp_32bit:at.D[31]
Wr_Data[31] => reg_pp_32bit:v0.D[31]
Wr_Data[31] => reg_pp_32bit:v1.D[31]
Wr_Data[31] => reg_pp_32bit:a0.D[31]
Wr_Data[31] => reg_pp_32bit:a1.D[31]
Wr_Data[31] => reg_pp_32bit:a2.D[31]
Wr_Data[31] => reg_pp_32bit:a3.D[31]
Wr_Data[31] => reg_pp_32bit:t0.D[31]
Wr_Data[31] => reg_pp_32bit:t1.D[31]
Wr_Data[31] => reg_pp_32bit:t2.D[31]
Wr_Data[31] => reg_pp_32bit:t3.D[31]
Wr_Data[31] => reg_pp_32bit:t4.D[31]
Wr_Data[31] => reg_pp_32bit:t5.D[31]
Wr_Data[31] => reg_pp_32bit:t6.D[31]
Wr_Data[31] => reg_pp_32bit:t7.D[31]
Wr_Data[31] => reg_pp_32bit:s0.D[31]
Wr_Data[31] => reg_pp_32bit:s1.D[31]
Wr_Data[31] => reg_pp_32bit:s2.D[31]
Wr_Data[31] => reg_pp_32bit:s3.D[31]
Wr_Data[31] => reg_pp_32bit:s4.D[31]
Wr_Data[31] => reg_pp_32bit:s5.D[31]
Wr_Data[31] => reg_pp_32bit:s6.D[31]
Wr_Data[31] => reg_pp_32bit:s7.D[31]
Wr_Data[31] => reg_pp_32bit:t8.D[31]
Wr_Data[31] => reg_pp_32bit:t9.D[31]
Wr_Data[31] => reg_pp_32bit:k0.D[31]
Wr_Data[31] => reg_pp_32bit:k1.D[31]
Wr_Data[31] => reg_pp_32bit:gp.D[31]
Wr_Data[31] => reg_pp_32bit:sp.D[31]
Wr_Data[31] => reg_pp_32bit:fp.D[31]
Wr_Data[31] => reg_pp_32bit:ra.D[31]
Rd_Addr_A[0] => mux_32x1_32bit:78.sel[0]
Rd_Addr_A[1] => mux_32x1_32bit:78.sel[1]
Rd_Addr_A[2] => mux_32x1_32bit:78.sel[2]
Rd_Addr_A[3] => mux_32x1_32bit:78.sel[3]
Rd_Addr_A[4] => mux_32x1_32bit:78.sel[4]
Rd_Data_B[0] <= mux_32x1_32bit:115.dout[0]
Rd_Data_B[1] <= mux_32x1_32bit:115.dout[1]
Rd_Data_B[2] <= mux_32x1_32bit:115.dout[2]
Rd_Data_B[3] <= mux_32x1_32bit:115.dout[3]
Rd_Data_B[4] <= mux_32x1_32bit:115.dout[4]
Rd_Data_B[5] <= mux_32x1_32bit:115.dout[5]
Rd_Data_B[6] <= mux_32x1_32bit:115.dout[6]
Rd_Data_B[7] <= mux_32x1_32bit:115.dout[7]
Rd_Data_B[8] <= mux_32x1_32bit:115.dout[8]
Rd_Data_B[9] <= mux_32x1_32bit:115.dout[9]
Rd_Data_B[10] <= mux_32x1_32bit:115.dout[10]
Rd_Data_B[11] <= mux_32x1_32bit:115.dout[11]
Rd_Data_B[12] <= mux_32x1_32bit:115.dout[12]
Rd_Data_B[13] <= mux_32x1_32bit:115.dout[13]
Rd_Data_B[14] <= mux_32x1_32bit:115.dout[14]
Rd_Data_B[15] <= mux_32x1_32bit:115.dout[15]
Rd_Data_B[16] <= mux_32x1_32bit:115.dout[16]
Rd_Data_B[17] <= mux_32x1_32bit:115.dout[17]
Rd_Data_B[18] <= mux_32x1_32bit:115.dout[18]
Rd_Data_B[19] <= mux_32x1_32bit:115.dout[19]
Rd_Data_B[20] <= mux_32x1_32bit:115.dout[20]
Rd_Data_B[21] <= mux_32x1_32bit:115.dout[21]
Rd_Data_B[22] <= mux_32x1_32bit:115.dout[22]
Rd_Data_B[23] <= mux_32x1_32bit:115.dout[23]
Rd_Data_B[24] <= mux_32x1_32bit:115.dout[24]
Rd_Data_B[25] <= mux_32x1_32bit:115.dout[25]
Rd_Data_B[26] <= mux_32x1_32bit:115.dout[26]
Rd_Data_B[27] <= mux_32x1_32bit:115.dout[27]
Rd_Data_B[28] <= mux_32x1_32bit:115.dout[28]
Rd_Data_B[29] <= mux_32x1_32bit:115.dout[29]
Rd_Data_B[30] <= mux_32x1_32bit:115.dout[30]
Rd_Data_B[31] <= mux_32x1_32bit:115.dout[31]
Rd_Addr_B[0] => mux_32x1_32bit:115.sel[0]
Rd_Addr_B[1] => mux_32x1_32bit:115.sel[1]
Rd_Addr_B[2] => mux_32x1_32bit:115.sel[2]
Rd_Addr_B[3] => mux_32x1_32bit:115.sel[3]
Rd_Addr_B[4] => mux_32x1_32bit:115.sel[4]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78
dout[0] <= mux_2x1_32bit:20.S[0]
dout[1] <= mux_2x1_32bit:20.S[1]
dout[2] <= mux_2x1_32bit:20.S[2]
dout[3] <= mux_2x1_32bit:20.S[3]
dout[4] <= mux_2x1_32bit:20.S[4]
dout[5] <= mux_2x1_32bit:20.S[5]
dout[6] <= mux_2x1_32bit:20.S[6]
dout[7] <= mux_2x1_32bit:20.S[7]
dout[8] <= mux_2x1_32bit:20.S[8]
dout[9] <= mux_2x1_32bit:20.S[9]
dout[10] <= mux_2x1_32bit:20.S[10]
dout[11] <= mux_2x1_32bit:20.S[11]
dout[12] <= mux_2x1_32bit:20.S[12]
dout[13] <= mux_2x1_32bit:20.S[13]
dout[14] <= mux_2x1_32bit:20.S[14]
dout[15] <= mux_2x1_32bit:20.S[15]
dout[16] <= mux_2x1_32bit:20.S[16]
dout[17] <= mux_2x1_32bit:20.S[17]
dout[18] <= mux_2x1_32bit:20.S[18]
dout[19] <= mux_2x1_32bit:20.S[19]
dout[20] <= mux_2x1_32bit:20.S[20]
dout[21] <= mux_2x1_32bit:20.S[21]
dout[22] <= mux_2x1_32bit:20.S[22]
dout[23] <= mux_2x1_32bit:20.S[23]
dout[24] <= mux_2x1_32bit:20.S[24]
dout[25] <= mux_2x1_32bit:20.S[25]
dout[26] <= mux_2x1_32bit:20.S[26]
dout[27] <= mux_2x1_32bit:20.S[27]
dout[28] <= mux_2x1_32bit:20.S[28]
dout[29] <= mux_2x1_32bit:20.S[29]
dout[30] <= mux_2x1_32bit:20.S[30]
dout[31] <= mux_2x1_32bit:20.S[31]
sel[0] => mux_16x1_32bit:18.sel[0]
sel[0] => mux_16x1_32bit:19.sel[0]
sel[1] => mux_16x1_32bit:18.sel[1]
sel[1] => mux_16x1_32bit:19.sel[1]
sel[2] => mux_16x1_32bit:18.sel[2]
sel[2] => mux_16x1_32bit:19.sel[2]
sel[3] => mux_16x1_32bit:18.sel[3]
sel[3] => mux_16x1_32bit:19.sel[3]
sel[4] => mux_2x1_32bit:20.sel
din00[0] => mux_16x1_32bit:18.din00[0]
din00[1] => mux_16x1_32bit:18.din00[1]
din00[2] => mux_16x1_32bit:18.din00[2]
din00[3] => mux_16x1_32bit:18.din00[3]
din00[4] => mux_16x1_32bit:18.din00[4]
din00[5] => mux_16x1_32bit:18.din00[5]
din00[6] => mux_16x1_32bit:18.din00[6]
din00[7] => mux_16x1_32bit:18.din00[7]
din00[8] => mux_16x1_32bit:18.din00[8]
din00[9] => mux_16x1_32bit:18.din00[9]
din00[10] => mux_16x1_32bit:18.din00[10]
din00[11] => mux_16x1_32bit:18.din00[11]
din00[12] => mux_16x1_32bit:18.din00[12]
din00[13] => mux_16x1_32bit:18.din00[13]
din00[14] => mux_16x1_32bit:18.din00[14]
din00[15] => mux_16x1_32bit:18.din00[15]
din00[16] => mux_16x1_32bit:18.din00[16]
din00[17] => mux_16x1_32bit:18.din00[17]
din00[18] => mux_16x1_32bit:18.din00[18]
din00[19] => mux_16x1_32bit:18.din00[19]
din00[20] => mux_16x1_32bit:18.din00[20]
din00[21] => mux_16x1_32bit:18.din00[21]
din00[22] => mux_16x1_32bit:18.din00[22]
din00[23] => mux_16x1_32bit:18.din00[23]
din00[24] => mux_16x1_32bit:18.din00[24]
din00[25] => mux_16x1_32bit:18.din00[25]
din00[26] => mux_16x1_32bit:18.din00[26]
din00[27] => mux_16x1_32bit:18.din00[27]
din00[28] => mux_16x1_32bit:18.din00[28]
din00[29] => mux_16x1_32bit:18.din00[29]
din00[30] => mux_16x1_32bit:18.din00[30]
din00[31] => mux_16x1_32bit:18.din00[31]
din01[0] => mux_16x1_32bit:18.din01[0]
din01[1] => mux_16x1_32bit:18.din01[1]
din01[2] => mux_16x1_32bit:18.din01[2]
din01[3] => mux_16x1_32bit:18.din01[3]
din01[4] => mux_16x1_32bit:18.din01[4]
din01[5] => mux_16x1_32bit:18.din01[5]
din01[6] => mux_16x1_32bit:18.din01[6]
din01[7] => mux_16x1_32bit:18.din01[7]
din01[8] => mux_16x1_32bit:18.din01[8]
din01[9] => mux_16x1_32bit:18.din01[9]
din01[10] => mux_16x1_32bit:18.din01[10]
din01[11] => mux_16x1_32bit:18.din01[11]
din01[12] => mux_16x1_32bit:18.din01[12]
din01[13] => mux_16x1_32bit:18.din01[13]
din01[14] => mux_16x1_32bit:18.din01[14]
din01[15] => mux_16x1_32bit:18.din01[15]
din01[16] => mux_16x1_32bit:18.din01[16]
din01[17] => mux_16x1_32bit:18.din01[17]
din01[18] => mux_16x1_32bit:18.din01[18]
din01[19] => mux_16x1_32bit:18.din01[19]
din01[20] => mux_16x1_32bit:18.din01[20]
din01[21] => mux_16x1_32bit:18.din01[21]
din01[22] => mux_16x1_32bit:18.din01[22]
din01[23] => mux_16x1_32bit:18.din01[23]
din01[24] => mux_16x1_32bit:18.din01[24]
din01[25] => mux_16x1_32bit:18.din01[25]
din01[26] => mux_16x1_32bit:18.din01[26]
din01[27] => mux_16x1_32bit:18.din01[27]
din01[28] => mux_16x1_32bit:18.din01[28]
din01[29] => mux_16x1_32bit:18.din01[29]
din01[30] => mux_16x1_32bit:18.din01[30]
din01[31] => mux_16x1_32bit:18.din01[31]
din02[0] => mux_16x1_32bit:18.din02[0]
din02[1] => mux_16x1_32bit:18.din02[1]
din02[2] => mux_16x1_32bit:18.din02[2]
din02[3] => mux_16x1_32bit:18.din02[3]
din02[4] => mux_16x1_32bit:18.din02[4]
din02[5] => mux_16x1_32bit:18.din02[5]
din02[6] => mux_16x1_32bit:18.din02[6]
din02[7] => mux_16x1_32bit:18.din02[7]
din02[8] => mux_16x1_32bit:18.din02[8]
din02[9] => mux_16x1_32bit:18.din02[9]
din02[10] => mux_16x1_32bit:18.din02[10]
din02[11] => mux_16x1_32bit:18.din02[11]
din02[12] => mux_16x1_32bit:18.din02[12]
din02[13] => mux_16x1_32bit:18.din02[13]
din02[14] => mux_16x1_32bit:18.din02[14]
din02[15] => mux_16x1_32bit:18.din02[15]
din02[16] => mux_16x1_32bit:18.din02[16]
din02[17] => mux_16x1_32bit:18.din02[17]
din02[18] => mux_16x1_32bit:18.din02[18]
din02[19] => mux_16x1_32bit:18.din02[19]
din02[20] => mux_16x1_32bit:18.din02[20]
din02[21] => mux_16x1_32bit:18.din02[21]
din02[22] => mux_16x1_32bit:18.din02[22]
din02[23] => mux_16x1_32bit:18.din02[23]
din02[24] => mux_16x1_32bit:18.din02[24]
din02[25] => mux_16x1_32bit:18.din02[25]
din02[26] => mux_16x1_32bit:18.din02[26]
din02[27] => mux_16x1_32bit:18.din02[27]
din02[28] => mux_16x1_32bit:18.din02[28]
din02[29] => mux_16x1_32bit:18.din02[29]
din02[30] => mux_16x1_32bit:18.din02[30]
din02[31] => mux_16x1_32bit:18.din02[31]
din03[0] => mux_16x1_32bit:18.din03[0]
din03[1] => mux_16x1_32bit:18.din03[1]
din03[2] => mux_16x1_32bit:18.din03[2]
din03[3] => mux_16x1_32bit:18.din03[3]
din03[4] => mux_16x1_32bit:18.din03[4]
din03[5] => mux_16x1_32bit:18.din03[5]
din03[6] => mux_16x1_32bit:18.din03[6]
din03[7] => mux_16x1_32bit:18.din03[7]
din03[8] => mux_16x1_32bit:18.din03[8]
din03[9] => mux_16x1_32bit:18.din03[9]
din03[10] => mux_16x1_32bit:18.din03[10]
din03[11] => mux_16x1_32bit:18.din03[11]
din03[12] => mux_16x1_32bit:18.din03[12]
din03[13] => mux_16x1_32bit:18.din03[13]
din03[14] => mux_16x1_32bit:18.din03[14]
din03[15] => mux_16x1_32bit:18.din03[15]
din03[16] => mux_16x1_32bit:18.din03[16]
din03[17] => mux_16x1_32bit:18.din03[17]
din03[18] => mux_16x1_32bit:18.din03[18]
din03[19] => mux_16x1_32bit:18.din03[19]
din03[20] => mux_16x1_32bit:18.din03[20]
din03[21] => mux_16x1_32bit:18.din03[21]
din03[22] => mux_16x1_32bit:18.din03[22]
din03[23] => mux_16x1_32bit:18.din03[23]
din03[24] => mux_16x1_32bit:18.din03[24]
din03[25] => mux_16x1_32bit:18.din03[25]
din03[26] => mux_16x1_32bit:18.din03[26]
din03[27] => mux_16x1_32bit:18.din03[27]
din03[28] => mux_16x1_32bit:18.din03[28]
din03[29] => mux_16x1_32bit:18.din03[29]
din03[30] => mux_16x1_32bit:18.din03[30]
din03[31] => mux_16x1_32bit:18.din03[31]
din04[0] => mux_16x1_32bit:18.din04[0]
din04[1] => mux_16x1_32bit:18.din04[1]
din04[2] => mux_16x1_32bit:18.din04[2]
din04[3] => mux_16x1_32bit:18.din04[3]
din04[4] => mux_16x1_32bit:18.din04[4]
din04[5] => mux_16x1_32bit:18.din04[5]
din04[6] => mux_16x1_32bit:18.din04[6]
din04[7] => mux_16x1_32bit:18.din04[7]
din04[8] => mux_16x1_32bit:18.din04[8]
din04[9] => mux_16x1_32bit:18.din04[9]
din04[10] => mux_16x1_32bit:18.din04[10]
din04[11] => mux_16x1_32bit:18.din04[11]
din04[12] => mux_16x1_32bit:18.din04[12]
din04[13] => mux_16x1_32bit:18.din04[13]
din04[14] => mux_16x1_32bit:18.din04[14]
din04[15] => mux_16x1_32bit:18.din04[15]
din04[16] => mux_16x1_32bit:18.din04[16]
din04[17] => mux_16x1_32bit:18.din04[17]
din04[18] => mux_16x1_32bit:18.din04[18]
din04[19] => mux_16x1_32bit:18.din04[19]
din04[20] => mux_16x1_32bit:18.din04[20]
din04[21] => mux_16x1_32bit:18.din04[21]
din04[22] => mux_16x1_32bit:18.din04[22]
din04[23] => mux_16x1_32bit:18.din04[23]
din04[24] => mux_16x1_32bit:18.din04[24]
din04[25] => mux_16x1_32bit:18.din04[25]
din04[26] => mux_16x1_32bit:18.din04[26]
din04[27] => mux_16x1_32bit:18.din04[27]
din04[28] => mux_16x1_32bit:18.din04[28]
din04[29] => mux_16x1_32bit:18.din04[29]
din04[30] => mux_16x1_32bit:18.din04[30]
din04[31] => mux_16x1_32bit:18.din04[31]
din05[0] => mux_16x1_32bit:18.din05[0]
din05[1] => mux_16x1_32bit:18.din05[1]
din05[2] => mux_16x1_32bit:18.din05[2]
din05[3] => mux_16x1_32bit:18.din05[3]
din05[4] => mux_16x1_32bit:18.din05[4]
din05[5] => mux_16x1_32bit:18.din05[5]
din05[6] => mux_16x1_32bit:18.din05[6]
din05[7] => mux_16x1_32bit:18.din05[7]
din05[8] => mux_16x1_32bit:18.din05[8]
din05[9] => mux_16x1_32bit:18.din05[9]
din05[10] => mux_16x1_32bit:18.din05[10]
din05[11] => mux_16x1_32bit:18.din05[11]
din05[12] => mux_16x1_32bit:18.din05[12]
din05[13] => mux_16x1_32bit:18.din05[13]
din05[14] => mux_16x1_32bit:18.din05[14]
din05[15] => mux_16x1_32bit:18.din05[15]
din05[16] => mux_16x1_32bit:18.din05[16]
din05[17] => mux_16x1_32bit:18.din05[17]
din05[18] => mux_16x1_32bit:18.din05[18]
din05[19] => mux_16x1_32bit:18.din05[19]
din05[20] => mux_16x1_32bit:18.din05[20]
din05[21] => mux_16x1_32bit:18.din05[21]
din05[22] => mux_16x1_32bit:18.din05[22]
din05[23] => mux_16x1_32bit:18.din05[23]
din05[24] => mux_16x1_32bit:18.din05[24]
din05[25] => mux_16x1_32bit:18.din05[25]
din05[26] => mux_16x1_32bit:18.din05[26]
din05[27] => mux_16x1_32bit:18.din05[27]
din05[28] => mux_16x1_32bit:18.din05[28]
din05[29] => mux_16x1_32bit:18.din05[29]
din05[30] => mux_16x1_32bit:18.din05[30]
din05[31] => mux_16x1_32bit:18.din05[31]
din06[0] => mux_16x1_32bit:18.din06[0]
din06[1] => mux_16x1_32bit:18.din06[1]
din06[2] => mux_16x1_32bit:18.din06[2]
din06[3] => mux_16x1_32bit:18.din06[3]
din06[4] => mux_16x1_32bit:18.din06[4]
din06[5] => mux_16x1_32bit:18.din06[5]
din06[6] => mux_16x1_32bit:18.din06[6]
din06[7] => mux_16x1_32bit:18.din06[7]
din06[8] => mux_16x1_32bit:18.din06[8]
din06[9] => mux_16x1_32bit:18.din06[9]
din06[10] => mux_16x1_32bit:18.din06[10]
din06[11] => mux_16x1_32bit:18.din06[11]
din06[12] => mux_16x1_32bit:18.din06[12]
din06[13] => mux_16x1_32bit:18.din06[13]
din06[14] => mux_16x1_32bit:18.din06[14]
din06[15] => mux_16x1_32bit:18.din06[15]
din06[16] => mux_16x1_32bit:18.din06[16]
din06[17] => mux_16x1_32bit:18.din06[17]
din06[18] => mux_16x1_32bit:18.din06[18]
din06[19] => mux_16x1_32bit:18.din06[19]
din06[20] => mux_16x1_32bit:18.din06[20]
din06[21] => mux_16x1_32bit:18.din06[21]
din06[22] => mux_16x1_32bit:18.din06[22]
din06[23] => mux_16x1_32bit:18.din06[23]
din06[24] => mux_16x1_32bit:18.din06[24]
din06[25] => mux_16x1_32bit:18.din06[25]
din06[26] => mux_16x1_32bit:18.din06[26]
din06[27] => mux_16x1_32bit:18.din06[27]
din06[28] => mux_16x1_32bit:18.din06[28]
din06[29] => mux_16x1_32bit:18.din06[29]
din06[30] => mux_16x1_32bit:18.din06[30]
din06[31] => mux_16x1_32bit:18.din06[31]
din07[0] => mux_16x1_32bit:18.din07[0]
din07[1] => mux_16x1_32bit:18.din07[1]
din07[2] => mux_16x1_32bit:18.din07[2]
din07[3] => mux_16x1_32bit:18.din07[3]
din07[4] => mux_16x1_32bit:18.din07[4]
din07[5] => mux_16x1_32bit:18.din07[5]
din07[6] => mux_16x1_32bit:18.din07[6]
din07[7] => mux_16x1_32bit:18.din07[7]
din07[8] => mux_16x1_32bit:18.din07[8]
din07[9] => mux_16x1_32bit:18.din07[9]
din07[10] => mux_16x1_32bit:18.din07[10]
din07[11] => mux_16x1_32bit:18.din07[11]
din07[12] => mux_16x1_32bit:18.din07[12]
din07[13] => mux_16x1_32bit:18.din07[13]
din07[14] => mux_16x1_32bit:18.din07[14]
din07[15] => mux_16x1_32bit:18.din07[15]
din07[16] => mux_16x1_32bit:18.din07[16]
din07[17] => mux_16x1_32bit:18.din07[17]
din07[18] => mux_16x1_32bit:18.din07[18]
din07[19] => mux_16x1_32bit:18.din07[19]
din07[20] => mux_16x1_32bit:18.din07[20]
din07[21] => mux_16x1_32bit:18.din07[21]
din07[22] => mux_16x1_32bit:18.din07[22]
din07[23] => mux_16x1_32bit:18.din07[23]
din07[24] => mux_16x1_32bit:18.din07[24]
din07[25] => mux_16x1_32bit:18.din07[25]
din07[26] => mux_16x1_32bit:18.din07[26]
din07[27] => mux_16x1_32bit:18.din07[27]
din07[28] => mux_16x1_32bit:18.din07[28]
din07[29] => mux_16x1_32bit:18.din07[29]
din07[30] => mux_16x1_32bit:18.din07[30]
din07[31] => mux_16x1_32bit:18.din07[31]
din08[0] => mux_16x1_32bit:18.din08[0]
din08[1] => mux_16x1_32bit:18.din08[1]
din08[2] => mux_16x1_32bit:18.din08[2]
din08[3] => mux_16x1_32bit:18.din08[3]
din08[4] => mux_16x1_32bit:18.din08[4]
din08[5] => mux_16x1_32bit:18.din08[5]
din08[6] => mux_16x1_32bit:18.din08[6]
din08[7] => mux_16x1_32bit:18.din08[7]
din08[8] => mux_16x1_32bit:18.din08[8]
din08[9] => mux_16x1_32bit:18.din08[9]
din08[10] => mux_16x1_32bit:18.din08[10]
din08[11] => mux_16x1_32bit:18.din08[11]
din08[12] => mux_16x1_32bit:18.din08[12]
din08[13] => mux_16x1_32bit:18.din08[13]
din08[14] => mux_16x1_32bit:18.din08[14]
din08[15] => mux_16x1_32bit:18.din08[15]
din08[16] => mux_16x1_32bit:18.din08[16]
din08[17] => mux_16x1_32bit:18.din08[17]
din08[18] => mux_16x1_32bit:18.din08[18]
din08[19] => mux_16x1_32bit:18.din08[19]
din08[20] => mux_16x1_32bit:18.din08[20]
din08[21] => mux_16x1_32bit:18.din08[21]
din08[22] => mux_16x1_32bit:18.din08[22]
din08[23] => mux_16x1_32bit:18.din08[23]
din08[24] => mux_16x1_32bit:18.din08[24]
din08[25] => mux_16x1_32bit:18.din08[25]
din08[26] => mux_16x1_32bit:18.din08[26]
din08[27] => mux_16x1_32bit:18.din08[27]
din08[28] => mux_16x1_32bit:18.din08[28]
din08[29] => mux_16x1_32bit:18.din08[29]
din08[30] => mux_16x1_32bit:18.din08[30]
din08[31] => mux_16x1_32bit:18.din08[31]
din09[0] => mux_16x1_32bit:18.din09[0]
din09[1] => mux_16x1_32bit:18.din09[1]
din09[2] => mux_16x1_32bit:18.din09[2]
din09[3] => mux_16x1_32bit:18.din09[3]
din09[4] => mux_16x1_32bit:18.din09[4]
din09[5] => mux_16x1_32bit:18.din09[5]
din09[6] => mux_16x1_32bit:18.din09[6]
din09[7] => mux_16x1_32bit:18.din09[7]
din09[8] => mux_16x1_32bit:18.din09[8]
din09[9] => mux_16x1_32bit:18.din09[9]
din09[10] => mux_16x1_32bit:18.din09[10]
din09[11] => mux_16x1_32bit:18.din09[11]
din09[12] => mux_16x1_32bit:18.din09[12]
din09[13] => mux_16x1_32bit:18.din09[13]
din09[14] => mux_16x1_32bit:18.din09[14]
din09[15] => mux_16x1_32bit:18.din09[15]
din09[16] => mux_16x1_32bit:18.din09[16]
din09[17] => mux_16x1_32bit:18.din09[17]
din09[18] => mux_16x1_32bit:18.din09[18]
din09[19] => mux_16x1_32bit:18.din09[19]
din09[20] => mux_16x1_32bit:18.din09[20]
din09[21] => mux_16x1_32bit:18.din09[21]
din09[22] => mux_16x1_32bit:18.din09[22]
din09[23] => mux_16x1_32bit:18.din09[23]
din09[24] => mux_16x1_32bit:18.din09[24]
din09[25] => mux_16x1_32bit:18.din09[25]
din09[26] => mux_16x1_32bit:18.din09[26]
din09[27] => mux_16x1_32bit:18.din09[27]
din09[28] => mux_16x1_32bit:18.din09[28]
din09[29] => mux_16x1_32bit:18.din09[29]
din09[30] => mux_16x1_32bit:18.din09[30]
din09[31] => mux_16x1_32bit:18.din09[31]
din10[0] => mux_16x1_32bit:18.din10[0]
din10[1] => mux_16x1_32bit:18.din10[1]
din10[2] => mux_16x1_32bit:18.din10[2]
din10[3] => mux_16x1_32bit:18.din10[3]
din10[4] => mux_16x1_32bit:18.din10[4]
din10[5] => mux_16x1_32bit:18.din10[5]
din10[6] => mux_16x1_32bit:18.din10[6]
din10[7] => mux_16x1_32bit:18.din10[7]
din10[8] => mux_16x1_32bit:18.din10[8]
din10[9] => mux_16x1_32bit:18.din10[9]
din10[10] => mux_16x1_32bit:18.din10[10]
din10[11] => mux_16x1_32bit:18.din10[11]
din10[12] => mux_16x1_32bit:18.din10[12]
din10[13] => mux_16x1_32bit:18.din10[13]
din10[14] => mux_16x1_32bit:18.din10[14]
din10[15] => mux_16x1_32bit:18.din10[15]
din10[16] => mux_16x1_32bit:18.din10[16]
din10[17] => mux_16x1_32bit:18.din10[17]
din10[18] => mux_16x1_32bit:18.din10[18]
din10[19] => mux_16x1_32bit:18.din10[19]
din10[20] => mux_16x1_32bit:18.din10[20]
din10[21] => mux_16x1_32bit:18.din10[21]
din10[22] => mux_16x1_32bit:18.din10[22]
din10[23] => mux_16x1_32bit:18.din10[23]
din10[24] => mux_16x1_32bit:18.din10[24]
din10[25] => mux_16x1_32bit:18.din10[25]
din10[26] => mux_16x1_32bit:18.din10[26]
din10[27] => mux_16x1_32bit:18.din10[27]
din10[28] => mux_16x1_32bit:18.din10[28]
din10[29] => mux_16x1_32bit:18.din10[29]
din10[30] => mux_16x1_32bit:18.din10[30]
din10[31] => mux_16x1_32bit:18.din10[31]
din11[0] => mux_16x1_32bit:18.din11[0]
din11[1] => mux_16x1_32bit:18.din11[1]
din11[2] => mux_16x1_32bit:18.din11[2]
din11[3] => mux_16x1_32bit:18.din11[3]
din11[4] => mux_16x1_32bit:18.din11[4]
din11[5] => mux_16x1_32bit:18.din11[5]
din11[6] => mux_16x1_32bit:18.din11[6]
din11[7] => mux_16x1_32bit:18.din11[7]
din11[8] => mux_16x1_32bit:18.din11[8]
din11[9] => mux_16x1_32bit:18.din11[9]
din11[10] => mux_16x1_32bit:18.din11[10]
din11[11] => mux_16x1_32bit:18.din11[11]
din11[12] => mux_16x1_32bit:18.din11[12]
din11[13] => mux_16x1_32bit:18.din11[13]
din11[14] => mux_16x1_32bit:18.din11[14]
din11[15] => mux_16x1_32bit:18.din11[15]
din11[16] => mux_16x1_32bit:18.din11[16]
din11[17] => mux_16x1_32bit:18.din11[17]
din11[18] => mux_16x1_32bit:18.din11[18]
din11[19] => mux_16x1_32bit:18.din11[19]
din11[20] => mux_16x1_32bit:18.din11[20]
din11[21] => mux_16x1_32bit:18.din11[21]
din11[22] => mux_16x1_32bit:18.din11[22]
din11[23] => mux_16x1_32bit:18.din11[23]
din11[24] => mux_16x1_32bit:18.din11[24]
din11[25] => mux_16x1_32bit:18.din11[25]
din11[26] => mux_16x1_32bit:18.din11[26]
din11[27] => mux_16x1_32bit:18.din11[27]
din11[28] => mux_16x1_32bit:18.din11[28]
din11[29] => mux_16x1_32bit:18.din11[29]
din11[30] => mux_16x1_32bit:18.din11[30]
din11[31] => mux_16x1_32bit:18.din11[31]
din12[0] => mux_16x1_32bit:18.din12[0]
din12[1] => mux_16x1_32bit:18.din12[1]
din12[2] => mux_16x1_32bit:18.din12[2]
din12[3] => mux_16x1_32bit:18.din12[3]
din12[4] => mux_16x1_32bit:18.din12[4]
din12[5] => mux_16x1_32bit:18.din12[5]
din12[6] => mux_16x1_32bit:18.din12[6]
din12[7] => mux_16x1_32bit:18.din12[7]
din12[8] => mux_16x1_32bit:18.din12[8]
din12[9] => mux_16x1_32bit:18.din12[9]
din12[10] => mux_16x1_32bit:18.din12[10]
din12[11] => mux_16x1_32bit:18.din12[11]
din12[12] => mux_16x1_32bit:18.din12[12]
din12[13] => mux_16x1_32bit:18.din12[13]
din12[14] => mux_16x1_32bit:18.din12[14]
din12[15] => mux_16x1_32bit:18.din12[15]
din12[16] => mux_16x1_32bit:18.din12[16]
din12[17] => mux_16x1_32bit:18.din12[17]
din12[18] => mux_16x1_32bit:18.din12[18]
din12[19] => mux_16x1_32bit:18.din12[19]
din12[20] => mux_16x1_32bit:18.din12[20]
din12[21] => mux_16x1_32bit:18.din12[21]
din12[22] => mux_16x1_32bit:18.din12[22]
din12[23] => mux_16x1_32bit:18.din12[23]
din12[24] => mux_16x1_32bit:18.din12[24]
din12[25] => mux_16x1_32bit:18.din12[25]
din12[26] => mux_16x1_32bit:18.din12[26]
din12[27] => mux_16x1_32bit:18.din12[27]
din12[28] => mux_16x1_32bit:18.din12[28]
din12[29] => mux_16x1_32bit:18.din12[29]
din12[30] => mux_16x1_32bit:18.din12[30]
din12[31] => mux_16x1_32bit:18.din12[31]
din13[0] => mux_16x1_32bit:18.din13[0]
din13[1] => mux_16x1_32bit:18.din13[1]
din13[2] => mux_16x1_32bit:18.din13[2]
din13[3] => mux_16x1_32bit:18.din13[3]
din13[4] => mux_16x1_32bit:18.din13[4]
din13[5] => mux_16x1_32bit:18.din13[5]
din13[6] => mux_16x1_32bit:18.din13[6]
din13[7] => mux_16x1_32bit:18.din13[7]
din13[8] => mux_16x1_32bit:18.din13[8]
din13[9] => mux_16x1_32bit:18.din13[9]
din13[10] => mux_16x1_32bit:18.din13[10]
din13[11] => mux_16x1_32bit:18.din13[11]
din13[12] => mux_16x1_32bit:18.din13[12]
din13[13] => mux_16x1_32bit:18.din13[13]
din13[14] => mux_16x1_32bit:18.din13[14]
din13[15] => mux_16x1_32bit:18.din13[15]
din13[16] => mux_16x1_32bit:18.din13[16]
din13[17] => mux_16x1_32bit:18.din13[17]
din13[18] => mux_16x1_32bit:18.din13[18]
din13[19] => mux_16x1_32bit:18.din13[19]
din13[20] => mux_16x1_32bit:18.din13[20]
din13[21] => mux_16x1_32bit:18.din13[21]
din13[22] => mux_16x1_32bit:18.din13[22]
din13[23] => mux_16x1_32bit:18.din13[23]
din13[24] => mux_16x1_32bit:18.din13[24]
din13[25] => mux_16x1_32bit:18.din13[25]
din13[26] => mux_16x1_32bit:18.din13[26]
din13[27] => mux_16x1_32bit:18.din13[27]
din13[28] => mux_16x1_32bit:18.din13[28]
din13[29] => mux_16x1_32bit:18.din13[29]
din13[30] => mux_16x1_32bit:18.din13[30]
din13[31] => mux_16x1_32bit:18.din13[31]
din14[0] => mux_16x1_32bit:18.din14[0]
din14[1] => mux_16x1_32bit:18.din14[1]
din14[2] => mux_16x1_32bit:18.din14[2]
din14[3] => mux_16x1_32bit:18.din14[3]
din14[4] => mux_16x1_32bit:18.din14[4]
din14[5] => mux_16x1_32bit:18.din14[5]
din14[6] => mux_16x1_32bit:18.din14[6]
din14[7] => mux_16x1_32bit:18.din14[7]
din14[8] => mux_16x1_32bit:18.din14[8]
din14[9] => mux_16x1_32bit:18.din14[9]
din14[10] => mux_16x1_32bit:18.din14[10]
din14[11] => mux_16x1_32bit:18.din14[11]
din14[12] => mux_16x1_32bit:18.din14[12]
din14[13] => mux_16x1_32bit:18.din14[13]
din14[14] => mux_16x1_32bit:18.din14[14]
din14[15] => mux_16x1_32bit:18.din14[15]
din14[16] => mux_16x1_32bit:18.din14[16]
din14[17] => mux_16x1_32bit:18.din14[17]
din14[18] => mux_16x1_32bit:18.din14[18]
din14[19] => mux_16x1_32bit:18.din14[19]
din14[20] => mux_16x1_32bit:18.din14[20]
din14[21] => mux_16x1_32bit:18.din14[21]
din14[22] => mux_16x1_32bit:18.din14[22]
din14[23] => mux_16x1_32bit:18.din14[23]
din14[24] => mux_16x1_32bit:18.din14[24]
din14[25] => mux_16x1_32bit:18.din14[25]
din14[26] => mux_16x1_32bit:18.din14[26]
din14[27] => mux_16x1_32bit:18.din14[27]
din14[28] => mux_16x1_32bit:18.din14[28]
din14[29] => mux_16x1_32bit:18.din14[29]
din14[30] => mux_16x1_32bit:18.din14[30]
din14[31] => mux_16x1_32bit:18.din14[31]
din15[0] => mux_16x1_32bit:18.din15[0]
din15[1] => mux_16x1_32bit:18.din15[1]
din15[2] => mux_16x1_32bit:18.din15[2]
din15[3] => mux_16x1_32bit:18.din15[3]
din15[4] => mux_16x1_32bit:18.din15[4]
din15[5] => mux_16x1_32bit:18.din15[5]
din15[6] => mux_16x1_32bit:18.din15[6]
din15[7] => mux_16x1_32bit:18.din15[7]
din15[8] => mux_16x1_32bit:18.din15[8]
din15[9] => mux_16x1_32bit:18.din15[9]
din15[10] => mux_16x1_32bit:18.din15[10]
din15[11] => mux_16x1_32bit:18.din15[11]
din15[12] => mux_16x1_32bit:18.din15[12]
din15[13] => mux_16x1_32bit:18.din15[13]
din15[14] => mux_16x1_32bit:18.din15[14]
din15[15] => mux_16x1_32bit:18.din15[15]
din15[16] => mux_16x1_32bit:18.din15[16]
din15[17] => mux_16x1_32bit:18.din15[17]
din15[18] => mux_16x1_32bit:18.din15[18]
din15[19] => mux_16x1_32bit:18.din15[19]
din15[20] => mux_16x1_32bit:18.din15[20]
din15[21] => mux_16x1_32bit:18.din15[21]
din15[22] => mux_16x1_32bit:18.din15[22]
din15[23] => mux_16x1_32bit:18.din15[23]
din15[24] => mux_16x1_32bit:18.din15[24]
din15[25] => mux_16x1_32bit:18.din15[25]
din15[26] => mux_16x1_32bit:18.din15[26]
din15[27] => mux_16x1_32bit:18.din15[27]
din15[28] => mux_16x1_32bit:18.din15[28]
din15[29] => mux_16x1_32bit:18.din15[29]
din15[30] => mux_16x1_32bit:18.din15[30]
din15[31] => mux_16x1_32bit:18.din15[31]
din16[0] => mux_16x1_32bit:19.din00[0]
din16[1] => mux_16x1_32bit:19.din00[1]
din16[2] => mux_16x1_32bit:19.din00[2]
din16[3] => mux_16x1_32bit:19.din00[3]
din16[4] => mux_16x1_32bit:19.din00[4]
din16[5] => mux_16x1_32bit:19.din00[5]
din16[6] => mux_16x1_32bit:19.din00[6]
din16[7] => mux_16x1_32bit:19.din00[7]
din16[8] => mux_16x1_32bit:19.din00[8]
din16[9] => mux_16x1_32bit:19.din00[9]
din16[10] => mux_16x1_32bit:19.din00[10]
din16[11] => mux_16x1_32bit:19.din00[11]
din16[12] => mux_16x1_32bit:19.din00[12]
din16[13] => mux_16x1_32bit:19.din00[13]
din16[14] => mux_16x1_32bit:19.din00[14]
din16[15] => mux_16x1_32bit:19.din00[15]
din16[16] => mux_16x1_32bit:19.din00[16]
din16[17] => mux_16x1_32bit:19.din00[17]
din16[18] => mux_16x1_32bit:19.din00[18]
din16[19] => mux_16x1_32bit:19.din00[19]
din16[20] => mux_16x1_32bit:19.din00[20]
din16[21] => mux_16x1_32bit:19.din00[21]
din16[22] => mux_16x1_32bit:19.din00[22]
din16[23] => mux_16x1_32bit:19.din00[23]
din16[24] => mux_16x1_32bit:19.din00[24]
din16[25] => mux_16x1_32bit:19.din00[25]
din16[26] => mux_16x1_32bit:19.din00[26]
din16[27] => mux_16x1_32bit:19.din00[27]
din16[28] => mux_16x1_32bit:19.din00[28]
din16[29] => mux_16x1_32bit:19.din00[29]
din16[30] => mux_16x1_32bit:19.din00[30]
din16[31] => mux_16x1_32bit:19.din00[31]
din17[0] => mux_16x1_32bit:19.din01[0]
din17[1] => mux_16x1_32bit:19.din01[1]
din17[2] => mux_16x1_32bit:19.din01[2]
din17[3] => mux_16x1_32bit:19.din01[3]
din17[4] => mux_16x1_32bit:19.din01[4]
din17[5] => mux_16x1_32bit:19.din01[5]
din17[6] => mux_16x1_32bit:19.din01[6]
din17[7] => mux_16x1_32bit:19.din01[7]
din17[8] => mux_16x1_32bit:19.din01[8]
din17[9] => mux_16x1_32bit:19.din01[9]
din17[10] => mux_16x1_32bit:19.din01[10]
din17[11] => mux_16x1_32bit:19.din01[11]
din17[12] => mux_16x1_32bit:19.din01[12]
din17[13] => mux_16x1_32bit:19.din01[13]
din17[14] => mux_16x1_32bit:19.din01[14]
din17[15] => mux_16x1_32bit:19.din01[15]
din17[16] => mux_16x1_32bit:19.din01[16]
din17[17] => mux_16x1_32bit:19.din01[17]
din17[18] => mux_16x1_32bit:19.din01[18]
din17[19] => mux_16x1_32bit:19.din01[19]
din17[20] => mux_16x1_32bit:19.din01[20]
din17[21] => mux_16x1_32bit:19.din01[21]
din17[22] => mux_16x1_32bit:19.din01[22]
din17[23] => mux_16x1_32bit:19.din01[23]
din17[24] => mux_16x1_32bit:19.din01[24]
din17[25] => mux_16x1_32bit:19.din01[25]
din17[26] => mux_16x1_32bit:19.din01[26]
din17[27] => mux_16x1_32bit:19.din01[27]
din17[28] => mux_16x1_32bit:19.din01[28]
din17[29] => mux_16x1_32bit:19.din01[29]
din17[30] => mux_16x1_32bit:19.din01[30]
din17[31] => mux_16x1_32bit:19.din01[31]
din18[0] => mux_16x1_32bit:19.din02[0]
din18[1] => mux_16x1_32bit:19.din02[1]
din18[2] => mux_16x1_32bit:19.din02[2]
din18[3] => mux_16x1_32bit:19.din02[3]
din18[4] => mux_16x1_32bit:19.din02[4]
din18[5] => mux_16x1_32bit:19.din02[5]
din18[6] => mux_16x1_32bit:19.din02[6]
din18[7] => mux_16x1_32bit:19.din02[7]
din18[8] => mux_16x1_32bit:19.din02[8]
din18[9] => mux_16x1_32bit:19.din02[9]
din18[10] => mux_16x1_32bit:19.din02[10]
din18[11] => mux_16x1_32bit:19.din02[11]
din18[12] => mux_16x1_32bit:19.din02[12]
din18[13] => mux_16x1_32bit:19.din02[13]
din18[14] => mux_16x1_32bit:19.din02[14]
din18[15] => mux_16x1_32bit:19.din02[15]
din18[16] => mux_16x1_32bit:19.din02[16]
din18[17] => mux_16x1_32bit:19.din02[17]
din18[18] => mux_16x1_32bit:19.din02[18]
din18[19] => mux_16x1_32bit:19.din02[19]
din18[20] => mux_16x1_32bit:19.din02[20]
din18[21] => mux_16x1_32bit:19.din02[21]
din18[22] => mux_16x1_32bit:19.din02[22]
din18[23] => mux_16x1_32bit:19.din02[23]
din18[24] => mux_16x1_32bit:19.din02[24]
din18[25] => mux_16x1_32bit:19.din02[25]
din18[26] => mux_16x1_32bit:19.din02[26]
din18[27] => mux_16x1_32bit:19.din02[27]
din18[28] => mux_16x1_32bit:19.din02[28]
din18[29] => mux_16x1_32bit:19.din02[29]
din18[30] => mux_16x1_32bit:19.din02[30]
din18[31] => mux_16x1_32bit:19.din02[31]
din19[0] => mux_16x1_32bit:19.din03[0]
din19[1] => mux_16x1_32bit:19.din03[1]
din19[2] => mux_16x1_32bit:19.din03[2]
din19[3] => mux_16x1_32bit:19.din03[3]
din19[4] => mux_16x1_32bit:19.din03[4]
din19[5] => mux_16x1_32bit:19.din03[5]
din19[6] => mux_16x1_32bit:19.din03[6]
din19[7] => mux_16x1_32bit:19.din03[7]
din19[8] => mux_16x1_32bit:19.din03[8]
din19[9] => mux_16x1_32bit:19.din03[9]
din19[10] => mux_16x1_32bit:19.din03[10]
din19[11] => mux_16x1_32bit:19.din03[11]
din19[12] => mux_16x1_32bit:19.din03[12]
din19[13] => mux_16x1_32bit:19.din03[13]
din19[14] => mux_16x1_32bit:19.din03[14]
din19[15] => mux_16x1_32bit:19.din03[15]
din19[16] => mux_16x1_32bit:19.din03[16]
din19[17] => mux_16x1_32bit:19.din03[17]
din19[18] => mux_16x1_32bit:19.din03[18]
din19[19] => mux_16x1_32bit:19.din03[19]
din19[20] => mux_16x1_32bit:19.din03[20]
din19[21] => mux_16x1_32bit:19.din03[21]
din19[22] => mux_16x1_32bit:19.din03[22]
din19[23] => mux_16x1_32bit:19.din03[23]
din19[24] => mux_16x1_32bit:19.din03[24]
din19[25] => mux_16x1_32bit:19.din03[25]
din19[26] => mux_16x1_32bit:19.din03[26]
din19[27] => mux_16x1_32bit:19.din03[27]
din19[28] => mux_16x1_32bit:19.din03[28]
din19[29] => mux_16x1_32bit:19.din03[29]
din19[30] => mux_16x1_32bit:19.din03[30]
din19[31] => mux_16x1_32bit:19.din03[31]
din20[0] => mux_16x1_32bit:19.din04[0]
din20[1] => mux_16x1_32bit:19.din04[1]
din20[2] => mux_16x1_32bit:19.din04[2]
din20[3] => mux_16x1_32bit:19.din04[3]
din20[4] => mux_16x1_32bit:19.din04[4]
din20[5] => mux_16x1_32bit:19.din04[5]
din20[6] => mux_16x1_32bit:19.din04[6]
din20[7] => mux_16x1_32bit:19.din04[7]
din20[8] => mux_16x1_32bit:19.din04[8]
din20[9] => mux_16x1_32bit:19.din04[9]
din20[10] => mux_16x1_32bit:19.din04[10]
din20[11] => mux_16x1_32bit:19.din04[11]
din20[12] => mux_16x1_32bit:19.din04[12]
din20[13] => mux_16x1_32bit:19.din04[13]
din20[14] => mux_16x1_32bit:19.din04[14]
din20[15] => mux_16x1_32bit:19.din04[15]
din20[16] => mux_16x1_32bit:19.din04[16]
din20[17] => mux_16x1_32bit:19.din04[17]
din20[18] => mux_16x1_32bit:19.din04[18]
din20[19] => mux_16x1_32bit:19.din04[19]
din20[20] => mux_16x1_32bit:19.din04[20]
din20[21] => mux_16x1_32bit:19.din04[21]
din20[22] => mux_16x1_32bit:19.din04[22]
din20[23] => mux_16x1_32bit:19.din04[23]
din20[24] => mux_16x1_32bit:19.din04[24]
din20[25] => mux_16x1_32bit:19.din04[25]
din20[26] => mux_16x1_32bit:19.din04[26]
din20[27] => mux_16x1_32bit:19.din04[27]
din20[28] => mux_16x1_32bit:19.din04[28]
din20[29] => mux_16x1_32bit:19.din04[29]
din20[30] => mux_16x1_32bit:19.din04[30]
din20[31] => mux_16x1_32bit:19.din04[31]
din21[0] => mux_16x1_32bit:19.din05[0]
din21[1] => mux_16x1_32bit:19.din05[1]
din21[2] => mux_16x1_32bit:19.din05[2]
din21[3] => mux_16x1_32bit:19.din05[3]
din21[4] => mux_16x1_32bit:19.din05[4]
din21[5] => mux_16x1_32bit:19.din05[5]
din21[6] => mux_16x1_32bit:19.din05[6]
din21[7] => mux_16x1_32bit:19.din05[7]
din21[8] => mux_16x1_32bit:19.din05[8]
din21[9] => mux_16x1_32bit:19.din05[9]
din21[10] => mux_16x1_32bit:19.din05[10]
din21[11] => mux_16x1_32bit:19.din05[11]
din21[12] => mux_16x1_32bit:19.din05[12]
din21[13] => mux_16x1_32bit:19.din05[13]
din21[14] => mux_16x1_32bit:19.din05[14]
din21[15] => mux_16x1_32bit:19.din05[15]
din21[16] => mux_16x1_32bit:19.din05[16]
din21[17] => mux_16x1_32bit:19.din05[17]
din21[18] => mux_16x1_32bit:19.din05[18]
din21[19] => mux_16x1_32bit:19.din05[19]
din21[20] => mux_16x1_32bit:19.din05[20]
din21[21] => mux_16x1_32bit:19.din05[21]
din21[22] => mux_16x1_32bit:19.din05[22]
din21[23] => mux_16x1_32bit:19.din05[23]
din21[24] => mux_16x1_32bit:19.din05[24]
din21[25] => mux_16x1_32bit:19.din05[25]
din21[26] => mux_16x1_32bit:19.din05[26]
din21[27] => mux_16x1_32bit:19.din05[27]
din21[28] => mux_16x1_32bit:19.din05[28]
din21[29] => mux_16x1_32bit:19.din05[29]
din21[30] => mux_16x1_32bit:19.din05[30]
din21[31] => mux_16x1_32bit:19.din05[31]
din22[0] => mux_16x1_32bit:19.din06[0]
din22[1] => mux_16x1_32bit:19.din06[1]
din22[2] => mux_16x1_32bit:19.din06[2]
din22[3] => mux_16x1_32bit:19.din06[3]
din22[4] => mux_16x1_32bit:19.din06[4]
din22[5] => mux_16x1_32bit:19.din06[5]
din22[6] => mux_16x1_32bit:19.din06[6]
din22[7] => mux_16x1_32bit:19.din06[7]
din22[8] => mux_16x1_32bit:19.din06[8]
din22[9] => mux_16x1_32bit:19.din06[9]
din22[10] => mux_16x1_32bit:19.din06[10]
din22[11] => mux_16x1_32bit:19.din06[11]
din22[12] => mux_16x1_32bit:19.din06[12]
din22[13] => mux_16x1_32bit:19.din06[13]
din22[14] => mux_16x1_32bit:19.din06[14]
din22[15] => mux_16x1_32bit:19.din06[15]
din22[16] => mux_16x1_32bit:19.din06[16]
din22[17] => mux_16x1_32bit:19.din06[17]
din22[18] => mux_16x1_32bit:19.din06[18]
din22[19] => mux_16x1_32bit:19.din06[19]
din22[20] => mux_16x1_32bit:19.din06[20]
din22[21] => mux_16x1_32bit:19.din06[21]
din22[22] => mux_16x1_32bit:19.din06[22]
din22[23] => mux_16x1_32bit:19.din06[23]
din22[24] => mux_16x1_32bit:19.din06[24]
din22[25] => mux_16x1_32bit:19.din06[25]
din22[26] => mux_16x1_32bit:19.din06[26]
din22[27] => mux_16x1_32bit:19.din06[27]
din22[28] => mux_16x1_32bit:19.din06[28]
din22[29] => mux_16x1_32bit:19.din06[29]
din22[30] => mux_16x1_32bit:19.din06[30]
din22[31] => mux_16x1_32bit:19.din06[31]
din23[0] => mux_16x1_32bit:19.din07[0]
din23[1] => mux_16x1_32bit:19.din07[1]
din23[2] => mux_16x1_32bit:19.din07[2]
din23[3] => mux_16x1_32bit:19.din07[3]
din23[4] => mux_16x1_32bit:19.din07[4]
din23[5] => mux_16x1_32bit:19.din07[5]
din23[6] => mux_16x1_32bit:19.din07[6]
din23[7] => mux_16x1_32bit:19.din07[7]
din23[8] => mux_16x1_32bit:19.din07[8]
din23[9] => mux_16x1_32bit:19.din07[9]
din23[10] => mux_16x1_32bit:19.din07[10]
din23[11] => mux_16x1_32bit:19.din07[11]
din23[12] => mux_16x1_32bit:19.din07[12]
din23[13] => mux_16x1_32bit:19.din07[13]
din23[14] => mux_16x1_32bit:19.din07[14]
din23[15] => mux_16x1_32bit:19.din07[15]
din23[16] => mux_16x1_32bit:19.din07[16]
din23[17] => mux_16x1_32bit:19.din07[17]
din23[18] => mux_16x1_32bit:19.din07[18]
din23[19] => mux_16x1_32bit:19.din07[19]
din23[20] => mux_16x1_32bit:19.din07[20]
din23[21] => mux_16x1_32bit:19.din07[21]
din23[22] => mux_16x1_32bit:19.din07[22]
din23[23] => mux_16x1_32bit:19.din07[23]
din23[24] => mux_16x1_32bit:19.din07[24]
din23[25] => mux_16x1_32bit:19.din07[25]
din23[26] => mux_16x1_32bit:19.din07[26]
din23[27] => mux_16x1_32bit:19.din07[27]
din23[28] => mux_16x1_32bit:19.din07[28]
din23[29] => mux_16x1_32bit:19.din07[29]
din23[30] => mux_16x1_32bit:19.din07[30]
din23[31] => mux_16x1_32bit:19.din07[31]
din24[0] => mux_16x1_32bit:19.din08[0]
din24[1] => mux_16x1_32bit:19.din08[1]
din24[2] => mux_16x1_32bit:19.din08[2]
din24[3] => mux_16x1_32bit:19.din08[3]
din24[4] => mux_16x1_32bit:19.din08[4]
din24[5] => mux_16x1_32bit:19.din08[5]
din24[6] => mux_16x1_32bit:19.din08[6]
din24[7] => mux_16x1_32bit:19.din08[7]
din24[8] => mux_16x1_32bit:19.din08[8]
din24[9] => mux_16x1_32bit:19.din08[9]
din24[10] => mux_16x1_32bit:19.din08[10]
din24[11] => mux_16x1_32bit:19.din08[11]
din24[12] => mux_16x1_32bit:19.din08[12]
din24[13] => mux_16x1_32bit:19.din08[13]
din24[14] => mux_16x1_32bit:19.din08[14]
din24[15] => mux_16x1_32bit:19.din08[15]
din24[16] => mux_16x1_32bit:19.din08[16]
din24[17] => mux_16x1_32bit:19.din08[17]
din24[18] => mux_16x1_32bit:19.din08[18]
din24[19] => mux_16x1_32bit:19.din08[19]
din24[20] => mux_16x1_32bit:19.din08[20]
din24[21] => mux_16x1_32bit:19.din08[21]
din24[22] => mux_16x1_32bit:19.din08[22]
din24[23] => mux_16x1_32bit:19.din08[23]
din24[24] => mux_16x1_32bit:19.din08[24]
din24[25] => mux_16x1_32bit:19.din08[25]
din24[26] => mux_16x1_32bit:19.din08[26]
din24[27] => mux_16x1_32bit:19.din08[27]
din24[28] => mux_16x1_32bit:19.din08[28]
din24[29] => mux_16x1_32bit:19.din08[29]
din24[30] => mux_16x1_32bit:19.din08[30]
din24[31] => mux_16x1_32bit:19.din08[31]
din25[0] => mux_16x1_32bit:19.din09[0]
din25[1] => mux_16x1_32bit:19.din09[1]
din25[2] => mux_16x1_32bit:19.din09[2]
din25[3] => mux_16x1_32bit:19.din09[3]
din25[4] => mux_16x1_32bit:19.din09[4]
din25[5] => mux_16x1_32bit:19.din09[5]
din25[6] => mux_16x1_32bit:19.din09[6]
din25[7] => mux_16x1_32bit:19.din09[7]
din25[8] => mux_16x1_32bit:19.din09[8]
din25[9] => mux_16x1_32bit:19.din09[9]
din25[10] => mux_16x1_32bit:19.din09[10]
din25[11] => mux_16x1_32bit:19.din09[11]
din25[12] => mux_16x1_32bit:19.din09[12]
din25[13] => mux_16x1_32bit:19.din09[13]
din25[14] => mux_16x1_32bit:19.din09[14]
din25[15] => mux_16x1_32bit:19.din09[15]
din25[16] => mux_16x1_32bit:19.din09[16]
din25[17] => mux_16x1_32bit:19.din09[17]
din25[18] => mux_16x1_32bit:19.din09[18]
din25[19] => mux_16x1_32bit:19.din09[19]
din25[20] => mux_16x1_32bit:19.din09[20]
din25[21] => mux_16x1_32bit:19.din09[21]
din25[22] => mux_16x1_32bit:19.din09[22]
din25[23] => mux_16x1_32bit:19.din09[23]
din25[24] => mux_16x1_32bit:19.din09[24]
din25[25] => mux_16x1_32bit:19.din09[25]
din25[26] => mux_16x1_32bit:19.din09[26]
din25[27] => mux_16x1_32bit:19.din09[27]
din25[28] => mux_16x1_32bit:19.din09[28]
din25[29] => mux_16x1_32bit:19.din09[29]
din25[30] => mux_16x1_32bit:19.din09[30]
din25[31] => mux_16x1_32bit:19.din09[31]
din26[0] => mux_16x1_32bit:19.din10[0]
din26[1] => mux_16x1_32bit:19.din10[1]
din26[2] => mux_16x1_32bit:19.din10[2]
din26[3] => mux_16x1_32bit:19.din10[3]
din26[4] => mux_16x1_32bit:19.din10[4]
din26[5] => mux_16x1_32bit:19.din10[5]
din26[6] => mux_16x1_32bit:19.din10[6]
din26[7] => mux_16x1_32bit:19.din10[7]
din26[8] => mux_16x1_32bit:19.din10[8]
din26[9] => mux_16x1_32bit:19.din10[9]
din26[10] => mux_16x1_32bit:19.din10[10]
din26[11] => mux_16x1_32bit:19.din10[11]
din26[12] => mux_16x1_32bit:19.din10[12]
din26[13] => mux_16x1_32bit:19.din10[13]
din26[14] => mux_16x1_32bit:19.din10[14]
din26[15] => mux_16x1_32bit:19.din10[15]
din26[16] => mux_16x1_32bit:19.din10[16]
din26[17] => mux_16x1_32bit:19.din10[17]
din26[18] => mux_16x1_32bit:19.din10[18]
din26[19] => mux_16x1_32bit:19.din10[19]
din26[20] => mux_16x1_32bit:19.din10[20]
din26[21] => mux_16x1_32bit:19.din10[21]
din26[22] => mux_16x1_32bit:19.din10[22]
din26[23] => mux_16x1_32bit:19.din10[23]
din26[24] => mux_16x1_32bit:19.din10[24]
din26[25] => mux_16x1_32bit:19.din10[25]
din26[26] => mux_16x1_32bit:19.din10[26]
din26[27] => mux_16x1_32bit:19.din10[27]
din26[28] => mux_16x1_32bit:19.din10[28]
din26[29] => mux_16x1_32bit:19.din10[29]
din26[30] => mux_16x1_32bit:19.din10[30]
din26[31] => mux_16x1_32bit:19.din10[31]
din27[0] => mux_16x1_32bit:19.din11[0]
din27[1] => mux_16x1_32bit:19.din11[1]
din27[2] => mux_16x1_32bit:19.din11[2]
din27[3] => mux_16x1_32bit:19.din11[3]
din27[4] => mux_16x1_32bit:19.din11[4]
din27[5] => mux_16x1_32bit:19.din11[5]
din27[6] => mux_16x1_32bit:19.din11[6]
din27[7] => mux_16x1_32bit:19.din11[7]
din27[8] => mux_16x1_32bit:19.din11[8]
din27[9] => mux_16x1_32bit:19.din11[9]
din27[10] => mux_16x1_32bit:19.din11[10]
din27[11] => mux_16x1_32bit:19.din11[11]
din27[12] => mux_16x1_32bit:19.din11[12]
din27[13] => mux_16x1_32bit:19.din11[13]
din27[14] => mux_16x1_32bit:19.din11[14]
din27[15] => mux_16x1_32bit:19.din11[15]
din27[16] => mux_16x1_32bit:19.din11[16]
din27[17] => mux_16x1_32bit:19.din11[17]
din27[18] => mux_16x1_32bit:19.din11[18]
din27[19] => mux_16x1_32bit:19.din11[19]
din27[20] => mux_16x1_32bit:19.din11[20]
din27[21] => mux_16x1_32bit:19.din11[21]
din27[22] => mux_16x1_32bit:19.din11[22]
din27[23] => mux_16x1_32bit:19.din11[23]
din27[24] => mux_16x1_32bit:19.din11[24]
din27[25] => mux_16x1_32bit:19.din11[25]
din27[26] => mux_16x1_32bit:19.din11[26]
din27[27] => mux_16x1_32bit:19.din11[27]
din27[28] => mux_16x1_32bit:19.din11[28]
din27[29] => mux_16x1_32bit:19.din11[29]
din27[30] => mux_16x1_32bit:19.din11[30]
din27[31] => mux_16x1_32bit:19.din11[31]
din28[0] => mux_16x1_32bit:19.din12[0]
din28[1] => mux_16x1_32bit:19.din12[1]
din28[2] => mux_16x1_32bit:19.din12[2]
din28[3] => mux_16x1_32bit:19.din12[3]
din28[4] => mux_16x1_32bit:19.din12[4]
din28[5] => mux_16x1_32bit:19.din12[5]
din28[6] => mux_16x1_32bit:19.din12[6]
din28[7] => mux_16x1_32bit:19.din12[7]
din28[8] => mux_16x1_32bit:19.din12[8]
din28[9] => mux_16x1_32bit:19.din12[9]
din28[10] => mux_16x1_32bit:19.din12[10]
din28[11] => mux_16x1_32bit:19.din12[11]
din28[12] => mux_16x1_32bit:19.din12[12]
din28[13] => mux_16x1_32bit:19.din12[13]
din28[14] => mux_16x1_32bit:19.din12[14]
din28[15] => mux_16x1_32bit:19.din12[15]
din28[16] => mux_16x1_32bit:19.din12[16]
din28[17] => mux_16x1_32bit:19.din12[17]
din28[18] => mux_16x1_32bit:19.din12[18]
din28[19] => mux_16x1_32bit:19.din12[19]
din28[20] => mux_16x1_32bit:19.din12[20]
din28[21] => mux_16x1_32bit:19.din12[21]
din28[22] => mux_16x1_32bit:19.din12[22]
din28[23] => mux_16x1_32bit:19.din12[23]
din28[24] => mux_16x1_32bit:19.din12[24]
din28[25] => mux_16x1_32bit:19.din12[25]
din28[26] => mux_16x1_32bit:19.din12[26]
din28[27] => mux_16x1_32bit:19.din12[27]
din28[28] => mux_16x1_32bit:19.din12[28]
din28[29] => mux_16x1_32bit:19.din12[29]
din28[30] => mux_16x1_32bit:19.din12[30]
din28[31] => mux_16x1_32bit:19.din12[31]
din29[0] => mux_16x1_32bit:19.din13[0]
din29[1] => mux_16x1_32bit:19.din13[1]
din29[2] => mux_16x1_32bit:19.din13[2]
din29[3] => mux_16x1_32bit:19.din13[3]
din29[4] => mux_16x1_32bit:19.din13[4]
din29[5] => mux_16x1_32bit:19.din13[5]
din29[6] => mux_16x1_32bit:19.din13[6]
din29[7] => mux_16x1_32bit:19.din13[7]
din29[8] => mux_16x1_32bit:19.din13[8]
din29[9] => mux_16x1_32bit:19.din13[9]
din29[10] => mux_16x1_32bit:19.din13[10]
din29[11] => mux_16x1_32bit:19.din13[11]
din29[12] => mux_16x1_32bit:19.din13[12]
din29[13] => mux_16x1_32bit:19.din13[13]
din29[14] => mux_16x1_32bit:19.din13[14]
din29[15] => mux_16x1_32bit:19.din13[15]
din29[16] => mux_16x1_32bit:19.din13[16]
din29[17] => mux_16x1_32bit:19.din13[17]
din29[18] => mux_16x1_32bit:19.din13[18]
din29[19] => mux_16x1_32bit:19.din13[19]
din29[20] => mux_16x1_32bit:19.din13[20]
din29[21] => mux_16x1_32bit:19.din13[21]
din29[22] => mux_16x1_32bit:19.din13[22]
din29[23] => mux_16x1_32bit:19.din13[23]
din29[24] => mux_16x1_32bit:19.din13[24]
din29[25] => mux_16x1_32bit:19.din13[25]
din29[26] => mux_16x1_32bit:19.din13[26]
din29[27] => mux_16x1_32bit:19.din13[27]
din29[28] => mux_16x1_32bit:19.din13[28]
din29[29] => mux_16x1_32bit:19.din13[29]
din29[30] => mux_16x1_32bit:19.din13[30]
din29[31] => mux_16x1_32bit:19.din13[31]
din30[0] => mux_16x1_32bit:19.din14[0]
din30[1] => mux_16x1_32bit:19.din14[1]
din30[2] => mux_16x1_32bit:19.din14[2]
din30[3] => mux_16x1_32bit:19.din14[3]
din30[4] => mux_16x1_32bit:19.din14[4]
din30[5] => mux_16x1_32bit:19.din14[5]
din30[6] => mux_16x1_32bit:19.din14[6]
din30[7] => mux_16x1_32bit:19.din14[7]
din30[8] => mux_16x1_32bit:19.din14[8]
din30[9] => mux_16x1_32bit:19.din14[9]
din30[10] => mux_16x1_32bit:19.din14[10]
din30[11] => mux_16x1_32bit:19.din14[11]
din30[12] => mux_16x1_32bit:19.din14[12]
din30[13] => mux_16x1_32bit:19.din14[13]
din30[14] => mux_16x1_32bit:19.din14[14]
din30[15] => mux_16x1_32bit:19.din14[15]
din30[16] => mux_16x1_32bit:19.din14[16]
din30[17] => mux_16x1_32bit:19.din14[17]
din30[18] => mux_16x1_32bit:19.din14[18]
din30[19] => mux_16x1_32bit:19.din14[19]
din30[20] => mux_16x1_32bit:19.din14[20]
din30[21] => mux_16x1_32bit:19.din14[21]
din30[22] => mux_16x1_32bit:19.din14[22]
din30[23] => mux_16x1_32bit:19.din14[23]
din30[24] => mux_16x1_32bit:19.din14[24]
din30[25] => mux_16x1_32bit:19.din14[25]
din30[26] => mux_16x1_32bit:19.din14[26]
din30[27] => mux_16x1_32bit:19.din14[27]
din30[28] => mux_16x1_32bit:19.din14[28]
din30[29] => mux_16x1_32bit:19.din14[29]
din30[30] => mux_16x1_32bit:19.din14[30]
din30[31] => mux_16x1_32bit:19.din14[31]
din31[0] => mux_16x1_32bit:19.din15[0]
din31[1] => mux_16x1_32bit:19.din15[1]
din31[2] => mux_16x1_32bit:19.din15[2]
din31[3] => mux_16x1_32bit:19.din15[3]
din31[4] => mux_16x1_32bit:19.din15[4]
din31[5] => mux_16x1_32bit:19.din15[5]
din31[6] => mux_16x1_32bit:19.din15[6]
din31[7] => mux_16x1_32bit:19.din15[7]
din31[8] => mux_16x1_32bit:19.din15[8]
din31[9] => mux_16x1_32bit:19.din15[9]
din31[10] => mux_16x1_32bit:19.din15[10]
din31[11] => mux_16x1_32bit:19.din15[11]
din31[12] => mux_16x1_32bit:19.din15[12]
din31[13] => mux_16x1_32bit:19.din15[13]
din31[14] => mux_16x1_32bit:19.din15[14]
din31[15] => mux_16x1_32bit:19.din15[15]
din31[16] => mux_16x1_32bit:19.din15[16]
din31[17] => mux_16x1_32bit:19.din15[17]
din31[18] => mux_16x1_32bit:19.din15[18]
din31[19] => mux_16x1_32bit:19.din15[19]
din31[20] => mux_16x1_32bit:19.din15[20]
din31[21] => mux_16x1_32bit:19.din15[21]
din31[22] => mux_16x1_32bit:19.din15[22]
din31[23] => mux_16x1_32bit:19.din15[23]
din31[24] => mux_16x1_32bit:19.din15[24]
din31[25] => mux_16x1_32bit:19.din15[25]
din31[26] => mux_16x1_32bit:19.din15[26]
din31[27] => mux_16x1_32bit:19.din15[27]
din31[28] => mux_16x1_32bit:19.din15[28]
din31[29] => mux_16x1_32bit:19.din15[29]
din31[30] => mux_16x1_32bit:19.din15[30]
din31[31] => mux_16x1_32bit:19.din15[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18
dout[0] <= mux_4x1_32bit:32.S[0]
dout[1] <= mux_4x1_32bit:32.S[1]
dout[2] <= mux_4x1_32bit:32.S[2]
dout[3] <= mux_4x1_32bit:32.S[3]
dout[4] <= mux_4x1_32bit:32.S[4]
dout[5] <= mux_4x1_32bit:32.S[5]
dout[6] <= mux_4x1_32bit:32.S[6]
dout[7] <= mux_4x1_32bit:32.S[7]
dout[8] <= mux_4x1_32bit:32.S[8]
dout[9] <= mux_4x1_32bit:32.S[9]
dout[10] <= mux_4x1_32bit:32.S[10]
dout[11] <= mux_4x1_32bit:32.S[11]
dout[12] <= mux_4x1_32bit:32.S[12]
dout[13] <= mux_4x1_32bit:32.S[13]
dout[14] <= mux_4x1_32bit:32.S[14]
dout[15] <= mux_4x1_32bit:32.S[15]
dout[16] <= mux_4x1_32bit:32.S[16]
dout[17] <= mux_4x1_32bit:32.S[17]
dout[18] <= mux_4x1_32bit:32.S[18]
dout[19] <= mux_4x1_32bit:32.S[19]
dout[20] <= mux_4x1_32bit:32.S[20]
dout[21] <= mux_4x1_32bit:32.S[21]
dout[22] <= mux_4x1_32bit:32.S[22]
dout[23] <= mux_4x1_32bit:32.S[23]
dout[24] <= mux_4x1_32bit:32.S[24]
dout[25] <= mux_4x1_32bit:32.S[25]
dout[26] <= mux_4x1_32bit:32.S[26]
dout[27] <= mux_4x1_32bit:32.S[27]
dout[28] <= mux_4x1_32bit:32.S[28]
dout[29] <= mux_4x1_32bit:32.S[29]
dout[30] <= mux_4x1_32bit:32.S[30]
dout[31] <= mux_4x1_32bit:32.S[31]
din00[0] => mux_4x1_32bit:28.A[0]
din00[1] => mux_4x1_32bit:28.A[1]
din00[2] => mux_4x1_32bit:28.A[2]
din00[3] => mux_4x1_32bit:28.A[3]
din00[4] => mux_4x1_32bit:28.A[4]
din00[5] => mux_4x1_32bit:28.A[5]
din00[6] => mux_4x1_32bit:28.A[6]
din00[7] => mux_4x1_32bit:28.A[7]
din00[8] => mux_4x1_32bit:28.A[8]
din00[9] => mux_4x1_32bit:28.A[9]
din00[10] => mux_4x1_32bit:28.A[10]
din00[11] => mux_4x1_32bit:28.A[11]
din00[12] => mux_4x1_32bit:28.A[12]
din00[13] => mux_4x1_32bit:28.A[13]
din00[14] => mux_4x1_32bit:28.A[14]
din00[15] => mux_4x1_32bit:28.A[15]
din00[16] => mux_4x1_32bit:28.A[16]
din00[17] => mux_4x1_32bit:28.A[17]
din00[18] => mux_4x1_32bit:28.A[18]
din00[19] => mux_4x1_32bit:28.A[19]
din00[20] => mux_4x1_32bit:28.A[20]
din00[21] => mux_4x1_32bit:28.A[21]
din00[22] => mux_4x1_32bit:28.A[22]
din00[23] => mux_4x1_32bit:28.A[23]
din00[24] => mux_4x1_32bit:28.A[24]
din00[25] => mux_4x1_32bit:28.A[25]
din00[26] => mux_4x1_32bit:28.A[26]
din00[27] => mux_4x1_32bit:28.A[27]
din00[28] => mux_4x1_32bit:28.A[28]
din00[29] => mux_4x1_32bit:28.A[29]
din00[30] => mux_4x1_32bit:28.A[30]
din00[31] => mux_4x1_32bit:28.A[31]
din01[0] => mux_4x1_32bit:28.B[0]
din01[1] => mux_4x1_32bit:28.B[1]
din01[2] => mux_4x1_32bit:28.B[2]
din01[3] => mux_4x1_32bit:28.B[3]
din01[4] => mux_4x1_32bit:28.B[4]
din01[5] => mux_4x1_32bit:28.B[5]
din01[6] => mux_4x1_32bit:28.B[6]
din01[7] => mux_4x1_32bit:28.B[7]
din01[8] => mux_4x1_32bit:28.B[8]
din01[9] => mux_4x1_32bit:28.B[9]
din01[10] => mux_4x1_32bit:28.B[10]
din01[11] => mux_4x1_32bit:28.B[11]
din01[12] => mux_4x1_32bit:28.B[12]
din01[13] => mux_4x1_32bit:28.B[13]
din01[14] => mux_4x1_32bit:28.B[14]
din01[15] => mux_4x1_32bit:28.B[15]
din01[16] => mux_4x1_32bit:28.B[16]
din01[17] => mux_4x1_32bit:28.B[17]
din01[18] => mux_4x1_32bit:28.B[18]
din01[19] => mux_4x1_32bit:28.B[19]
din01[20] => mux_4x1_32bit:28.B[20]
din01[21] => mux_4x1_32bit:28.B[21]
din01[22] => mux_4x1_32bit:28.B[22]
din01[23] => mux_4x1_32bit:28.B[23]
din01[24] => mux_4x1_32bit:28.B[24]
din01[25] => mux_4x1_32bit:28.B[25]
din01[26] => mux_4x1_32bit:28.B[26]
din01[27] => mux_4x1_32bit:28.B[27]
din01[28] => mux_4x1_32bit:28.B[28]
din01[29] => mux_4x1_32bit:28.B[29]
din01[30] => mux_4x1_32bit:28.B[30]
din01[31] => mux_4x1_32bit:28.B[31]
din02[0] => mux_4x1_32bit:28.C[0]
din02[1] => mux_4x1_32bit:28.C[1]
din02[2] => mux_4x1_32bit:28.C[2]
din02[3] => mux_4x1_32bit:28.C[3]
din02[4] => mux_4x1_32bit:28.C[4]
din02[5] => mux_4x1_32bit:28.C[5]
din02[6] => mux_4x1_32bit:28.C[6]
din02[7] => mux_4x1_32bit:28.C[7]
din02[8] => mux_4x1_32bit:28.C[8]
din02[9] => mux_4x1_32bit:28.C[9]
din02[10] => mux_4x1_32bit:28.C[10]
din02[11] => mux_4x1_32bit:28.C[11]
din02[12] => mux_4x1_32bit:28.C[12]
din02[13] => mux_4x1_32bit:28.C[13]
din02[14] => mux_4x1_32bit:28.C[14]
din02[15] => mux_4x1_32bit:28.C[15]
din02[16] => mux_4x1_32bit:28.C[16]
din02[17] => mux_4x1_32bit:28.C[17]
din02[18] => mux_4x1_32bit:28.C[18]
din02[19] => mux_4x1_32bit:28.C[19]
din02[20] => mux_4x1_32bit:28.C[20]
din02[21] => mux_4x1_32bit:28.C[21]
din02[22] => mux_4x1_32bit:28.C[22]
din02[23] => mux_4x1_32bit:28.C[23]
din02[24] => mux_4x1_32bit:28.C[24]
din02[25] => mux_4x1_32bit:28.C[25]
din02[26] => mux_4x1_32bit:28.C[26]
din02[27] => mux_4x1_32bit:28.C[27]
din02[28] => mux_4x1_32bit:28.C[28]
din02[29] => mux_4x1_32bit:28.C[29]
din02[30] => mux_4x1_32bit:28.C[30]
din02[31] => mux_4x1_32bit:28.C[31]
din03[0] => mux_4x1_32bit:28.D[0]
din03[1] => mux_4x1_32bit:28.D[1]
din03[2] => mux_4x1_32bit:28.D[2]
din03[3] => mux_4x1_32bit:28.D[3]
din03[4] => mux_4x1_32bit:28.D[4]
din03[5] => mux_4x1_32bit:28.D[5]
din03[6] => mux_4x1_32bit:28.D[6]
din03[7] => mux_4x1_32bit:28.D[7]
din03[8] => mux_4x1_32bit:28.D[8]
din03[9] => mux_4x1_32bit:28.D[9]
din03[10] => mux_4x1_32bit:28.D[10]
din03[11] => mux_4x1_32bit:28.D[11]
din03[12] => mux_4x1_32bit:28.D[12]
din03[13] => mux_4x1_32bit:28.D[13]
din03[14] => mux_4x1_32bit:28.D[14]
din03[15] => mux_4x1_32bit:28.D[15]
din03[16] => mux_4x1_32bit:28.D[16]
din03[17] => mux_4x1_32bit:28.D[17]
din03[18] => mux_4x1_32bit:28.D[18]
din03[19] => mux_4x1_32bit:28.D[19]
din03[20] => mux_4x1_32bit:28.D[20]
din03[21] => mux_4x1_32bit:28.D[21]
din03[22] => mux_4x1_32bit:28.D[22]
din03[23] => mux_4x1_32bit:28.D[23]
din03[24] => mux_4x1_32bit:28.D[24]
din03[25] => mux_4x1_32bit:28.D[25]
din03[26] => mux_4x1_32bit:28.D[26]
din03[27] => mux_4x1_32bit:28.D[27]
din03[28] => mux_4x1_32bit:28.D[28]
din03[29] => mux_4x1_32bit:28.D[29]
din03[30] => mux_4x1_32bit:28.D[30]
din03[31] => mux_4x1_32bit:28.D[31]
sel[0] => mux_4x1_32bit:28.sel[0]
sel[0] => mux_4x1_32bit:29.sel[0]
sel[0] => mux_4x1_32bit:31.sel[0]
sel[0] => mux_4x1_32bit:30.sel[0]
sel[1] => mux_4x1_32bit:28.sel[1]
sel[1] => mux_4x1_32bit:29.sel[1]
sel[1] => mux_4x1_32bit:31.sel[1]
sel[1] => mux_4x1_32bit:30.sel[1]
sel[2] => mux_4x1_32bit:32.sel[0]
sel[3] => mux_4x1_32bit:32.sel[1]
din04[0] => mux_4x1_32bit:29.A[0]
din04[1] => mux_4x1_32bit:29.A[1]
din04[2] => mux_4x1_32bit:29.A[2]
din04[3] => mux_4x1_32bit:29.A[3]
din04[4] => mux_4x1_32bit:29.A[4]
din04[5] => mux_4x1_32bit:29.A[5]
din04[6] => mux_4x1_32bit:29.A[6]
din04[7] => mux_4x1_32bit:29.A[7]
din04[8] => mux_4x1_32bit:29.A[8]
din04[9] => mux_4x1_32bit:29.A[9]
din04[10] => mux_4x1_32bit:29.A[10]
din04[11] => mux_4x1_32bit:29.A[11]
din04[12] => mux_4x1_32bit:29.A[12]
din04[13] => mux_4x1_32bit:29.A[13]
din04[14] => mux_4x1_32bit:29.A[14]
din04[15] => mux_4x1_32bit:29.A[15]
din04[16] => mux_4x1_32bit:29.A[16]
din04[17] => mux_4x1_32bit:29.A[17]
din04[18] => mux_4x1_32bit:29.A[18]
din04[19] => mux_4x1_32bit:29.A[19]
din04[20] => mux_4x1_32bit:29.A[20]
din04[21] => mux_4x1_32bit:29.A[21]
din04[22] => mux_4x1_32bit:29.A[22]
din04[23] => mux_4x1_32bit:29.A[23]
din04[24] => mux_4x1_32bit:29.A[24]
din04[25] => mux_4x1_32bit:29.A[25]
din04[26] => mux_4x1_32bit:29.A[26]
din04[27] => mux_4x1_32bit:29.A[27]
din04[28] => mux_4x1_32bit:29.A[28]
din04[29] => mux_4x1_32bit:29.A[29]
din04[30] => mux_4x1_32bit:29.A[30]
din04[31] => mux_4x1_32bit:29.A[31]
din05[0] => mux_4x1_32bit:29.B[0]
din05[1] => mux_4x1_32bit:29.B[1]
din05[2] => mux_4x1_32bit:29.B[2]
din05[3] => mux_4x1_32bit:29.B[3]
din05[4] => mux_4x1_32bit:29.B[4]
din05[5] => mux_4x1_32bit:29.B[5]
din05[6] => mux_4x1_32bit:29.B[6]
din05[7] => mux_4x1_32bit:29.B[7]
din05[8] => mux_4x1_32bit:29.B[8]
din05[9] => mux_4x1_32bit:29.B[9]
din05[10] => mux_4x1_32bit:29.B[10]
din05[11] => mux_4x1_32bit:29.B[11]
din05[12] => mux_4x1_32bit:29.B[12]
din05[13] => mux_4x1_32bit:29.B[13]
din05[14] => mux_4x1_32bit:29.B[14]
din05[15] => mux_4x1_32bit:29.B[15]
din05[16] => mux_4x1_32bit:29.B[16]
din05[17] => mux_4x1_32bit:29.B[17]
din05[18] => mux_4x1_32bit:29.B[18]
din05[19] => mux_4x1_32bit:29.B[19]
din05[20] => mux_4x1_32bit:29.B[20]
din05[21] => mux_4x1_32bit:29.B[21]
din05[22] => mux_4x1_32bit:29.B[22]
din05[23] => mux_4x1_32bit:29.B[23]
din05[24] => mux_4x1_32bit:29.B[24]
din05[25] => mux_4x1_32bit:29.B[25]
din05[26] => mux_4x1_32bit:29.B[26]
din05[27] => mux_4x1_32bit:29.B[27]
din05[28] => mux_4x1_32bit:29.B[28]
din05[29] => mux_4x1_32bit:29.B[29]
din05[30] => mux_4x1_32bit:29.B[30]
din05[31] => mux_4x1_32bit:29.B[31]
din06[0] => mux_4x1_32bit:29.C[0]
din06[1] => mux_4x1_32bit:29.C[1]
din06[2] => mux_4x1_32bit:29.C[2]
din06[3] => mux_4x1_32bit:29.C[3]
din06[4] => mux_4x1_32bit:29.C[4]
din06[5] => mux_4x1_32bit:29.C[5]
din06[6] => mux_4x1_32bit:29.C[6]
din06[7] => mux_4x1_32bit:29.C[7]
din06[8] => mux_4x1_32bit:29.C[8]
din06[9] => mux_4x1_32bit:29.C[9]
din06[10] => mux_4x1_32bit:29.C[10]
din06[11] => mux_4x1_32bit:29.C[11]
din06[12] => mux_4x1_32bit:29.C[12]
din06[13] => mux_4x1_32bit:29.C[13]
din06[14] => mux_4x1_32bit:29.C[14]
din06[15] => mux_4x1_32bit:29.C[15]
din06[16] => mux_4x1_32bit:29.C[16]
din06[17] => mux_4x1_32bit:29.C[17]
din06[18] => mux_4x1_32bit:29.C[18]
din06[19] => mux_4x1_32bit:29.C[19]
din06[20] => mux_4x1_32bit:29.C[20]
din06[21] => mux_4x1_32bit:29.C[21]
din06[22] => mux_4x1_32bit:29.C[22]
din06[23] => mux_4x1_32bit:29.C[23]
din06[24] => mux_4x1_32bit:29.C[24]
din06[25] => mux_4x1_32bit:29.C[25]
din06[26] => mux_4x1_32bit:29.C[26]
din06[27] => mux_4x1_32bit:29.C[27]
din06[28] => mux_4x1_32bit:29.C[28]
din06[29] => mux_4x1_32bit:29.C[29]
din06[30] => mux_4x1_32bit:29.C[30]
din06[31] => mux_4x1_32bit:29.C[31]
din07[0] => mux_4x1_32bit:29.D[0]
din07[1] => mux_4x1_32bit:29.D[1]
din07[2] => mux_4x1_32bit:29.D[2]
din07[3] => mux_4x1_32bit:29.D[3]
din07[4] => mux_4x1_32bit:29.D[4]
din07[5] => mux_4x1_32bit:29.D[5]
din07[6] => mux_4x1_32bit:29.D[6]
din07[7] => mux_4x1_32bit:29.D[7]
din07[8] => mux_4x1_32bit:29.D[8]
din07[9] => mux_4x1_32bit:29.D[9]
din07[10] => mux_4x1_32bit:29.D[10]
din07[11] => mux_4x1_32bit:29.D[11]
din07[12] => mux_4x1_32bit:29.D[12]
din07[13] => mux_4x1_32bit:29.D[13]
din07[14] => mux_4x1_32bit:29.D[14]
din07[15] => mux_4x1_32bit:29.D[15]
din07[16] => mux_4x1_32bit:29.D[16]
din07[17] => mux_4x1_32bit:29.D[17]
din07[18] => mux_4x1_32bit:29.D[18]
din07[19] => mux_4x1_32bit:29.D[19]
din07[20] => mux_4x1_32bit:29.D[20]
din07[21] => mux_4x1_32bit:29.D[21]
din07[22] => mux_4x1_32bit:29.D[22]
din07[23] => mux_4x1_32bit:29.D[23]
din07[24] => mux_4x1_32bit:29.D[24]
din07[25] => mux_4x1_32bit:29.D[25]
din07[26] => mux_4x1_32bit:29.D[26]
din07[27] => mux_4x1_32bit:29.D[27]
din07[28] => mux_4x1_32bit:29.D[28]
din07[29] => mux_4x1_32bit:29.D[29]
din07[30] => mux_4x1_32bit:29.D[30]
din07[31] => mux_4x1_32bit:29.D[31]
din08[0] => mux_4x1_32bit:31.A[0]
din08[1] => mux_4x1_32bit:31.A[1]
din08[2] => mux_4x1_32bit:31.A[2]
din08[3] => mux_4x1_32bit:31.A[3]
din08[4] => mux_4x1_32bit:31.A[4]
din08[5] => mux_4x1_32bit:31.A[5]
din08[6] => mux_4x1_32bit:31.A[6]
din08[7] => mux_4x1_32bit:31.A[7]
din08[8] => mux_4x1_32bit:31.A[8]
din08[9] => mux_4x1_32bit:31.A[9]
din08[10] => mux_4x1_32bit:31.A[10]
din08[11] => mux_4x1_32bit:31.A[11]
din08[12] => mux_4x1_32bit:31.A[12]
din08[13] => mux_4x1_32bit:31.A[13]
din08[14] => mux_4x1_32bit:31.A[14]
din08[15] => mux_4x1_32bit:31.A[15]
din08[16] => mux_4x1_32bit:31.A[16]
din08[17] => mux_4x1_32bit:31.A[17]
din08[18] => mux_4x1_32bit:31.A[18]
din08[19] => mux_4x1_32bit:31.A[19]
din08[20] => mux_4x1_32bit:31.A[20]
din08[21] => mux_4x1_32bit:31.A[21]
din08[22] => mux_4x1_32bit:31.A[22]
din08[23] => mux_4x1_32bit:31.A[23]
din08[24] => mux_4x1_32bit:31.A[24]
din08[25] => mux_4x1_32bit:31.A[25]
din08[26] => mux_4x1_32bit:31.A[26]
din08[27] => mux_4x1_32bit:31.A[27]
din08[28] => mux_4x1_32bit:31.A[28]
din08[29] => mux_4x1_32bit:31.A[29]
din08[30] => mux_4x1_32bit:31.A[30]
din08[31] => mux_4x1_32bit:31.A[31]
din09[0] => mux_4x1_32bit:31.B[0]
din09[1] => mux_4x1_32bit:31.B[1]
din09[2] => mux_4x1_32bit:31.B[2]
din09[3] => mux_4x1_32bit:31.B[3]
din09[4] => mux_4x1_32bit:31.B[4]
din09[5] => mux_4x1_32bit:31.B[5]
din09[6] => mux_4x1_32bit:31.B[6]
din09[7] => mux_4x1_32bit:31.B[7]
din09[8] => mux_4x1_32bit:31.B[8]
din09[9] => mux_4x1_32bit:31.B[9]
din09[10] => mux_4x1_32bit:31.B[10]
din09[11] => mux_4x1_32bit:31.B[11]
din09[12] => mux_4x1_32bit:31.B[12]
din09[13] => mux_4x1_32bit:31.B[13]
din09[14] => mux_4x1_32bit:31.B[14]
din09[15] => mux_4x1_32bit:31.B[15]
din09[16] => mux_4x1_32bit:31.B[16]
din09[17] => mux_4x1_32bit:31.B[17]
din09[18] => mux_4x1_32bit:31.B[18]
din09[19] => mux_4x1_32bit:31.B[19]
din09[20] => mux_4x1_32bit:31.B[20]
din09[21] => mux_4x1_32bit:31.B[21]
din09[22] => mux_4x1_32bit:31.B[22]
din09[23] => mux_4x1_32bit:31.B[23]
din09[24] => mux_4x1_32bit:31.B[24]
din09[25] => mux_4x1_32bit:31.B[25]
din09[26] => mux_4x1_32bit:31.B[26]
din09[27] => mux_4x1_32bit:31.B[27]
din09[28] => mux_4x1_32bit:31.B[28]
din09[29] => mux_4x1_32bit:31.B[29]
din09[30] => mux_4x1_32bit:31.B[30]
din09[31] => mux_4x1_32bit:31.B[31]
din10[0] => mux_4x1_32bit:31.C[0]
din10[1] => mux_4x1_32bit:31.C[1]
din10[2] => mux_4x1_32bit:31.C[2]
din10[3] => mux_4x1_32bit:31.C[3]
din10[4] => mux_4x1_32bit:31.C[4]
din10[5] => mux_4x1_32bit:31.C[5]
din10[6] => mux_4x1_32bit:31.C[6]
din10[7] => mux_4x1_32bit:31.C[7]
din10[8] => mux_4x1_32bit:31.C[8]
din10[9] => mux_4x1_32bit:31.C[9]
din10[10] => mux_4x1_32bit:31.C[10]
din10[11] => mux_4x1_32bit:31.C[11]
din10[12] => mux_4x1_32bit:31.C[12]
din10[13] => mux_4x1_32bit:31.C[13]
din10[14] => mux_4x1_32bit:31.C[14]
din10[15] => mux_4x1_32bit:31.C[15]
din10[16] => mux_4x1_32bit:31.C[16]
din10[17] => mux_4x1_32bit:31.C[17]
din10[18] => mux_4x1_32bit:31.C[18]
din10[19] => mux_4x1_32bit:31.C[19]
din10[20] => mux_4x1_32bit:31.C[20]
din10[21] => mux_4x1_32bit:31.C[21]
din10[22] => mux_4x1_32bit:31.C[22]
din10[23] => mux_4x1_32bit:31.C[23]
din10[24] => mux_4x1_32bit:31.C[24]
din10[25] => mux_4x1_32bit:31.C[25]
din10[26] => mux_4x1_32bit:31.C[26]
din10[27] => mux_4x1_32bit:31.C[27]
din10[28] => mux_4x1_32bit:31.C[28]
din10[29] => mux_4x1_32bit:31.C[29]
din10[30] => mux_4x1_32bit:31.C[30]
din10[31] => mux_4x1_32bit:31.C[31]
din11[0] => mux_4x1_32bit:31.D[0]
din11[1] => mux_4x1_32bit:31.D[1]
din11[2] => mux_4x1_32bit:31.D[2]
din11[3] => mux_4x1_32bit:31.D[3]
din11[4] => mux_4x1_32bit:31.D[4]
din11[5] => mux_4x1_32bit:31.D[5]
din11[6] => mux_4x1_32bit:31.D[6]
din11[7] => mux_4x1_32bit:31.D[7]
din11[8] => mux_4x1_32bit:31.D[8]
din11[9] => mux_4x1_32bit:31.D[9]
din11[10] => mux_4x1_32bit:31.D[10]
din11[11] => mux_4x1_32bit:31.D[11]
din11[12] => mux_4x1_32bit:31.D[12]
din11[13] => mux_4x1_32bit:31.D[13]
din11[14] => mux_4x1_32bit:31.D[14]
din11[15] => mux_4x1_32bit:31.D[15]
din11[16] => mux_4x1_32bit:31.D[16]
din11[17] => mux_4x1_32bit:31.D[17]
din11[18] => mux_4x1_32bit:31.D[18]
din11[19] => mux_4x1_32bit:31.D[19]
din11[20] => mux_4x1_32bit:31.D[20]
din11[21] => mux_4x1_32bit:31.D[21]
din11[22] => mux_4x1_32bit:31.D[22]
din11[23] => mux_4x1_32bit:31.D[23]
din11[24] => mux_4x1_32bit:31.D[24]
din11[25] => mux_4x1_32bit:31.D[25]
din11[26] => mux_4x1_32bit:31.D[26]
din11[27] => mux_4x1_32bit:31.D[27]
din11[28] => mux_4x1_32bit:31.D[28]
din11[29] => mux_4x1_32bit:31.D[29]
din11[30] => mux_4x1_32bit:31.D[30]
din11[31] => mux_4x1_32bit:31.D[31]
din12[0] => mux_4x1_32bit:30.A[0]
din12[1] => mux_4x1_32bit:30.A[1]
din12[2] => mux_4x1_32bit:30.A[2]
din12[3] => mux_4x1_32bit:30.A[3]
din12[4] => mux_4x1_32bit:30.A[4]
din12[5] => mux_4x1_32bit:30.A[5]
din12[6] => mux_4x1_32bit:30.A[6]
din12[7] => mux_4x1_32bit:30.A[7]
din12[8] => mux_4x1_32bit:30.A[8]
din12[9] => mux_4x1_32bit:30.A[9]
din12[10] => mux_4x1_32bit:30.A[10]
din12[11] => mux_4x1_32bit:30.A[11]
din12[12] => mux_4x1_32bit:30.A[12]
din12[13] => mux_4x1_32bit:30.A[13]
din12[14] => mux_4x1_32bit:30.A[14]
din12[15] => mux_4x1_32bit:30.A[15]
din12[16] => mux_4x1_32bit:30.A[16]
din12[17] => mux_4x1_32bit:30.A[17]
din12[18] => mux_4x1_32bit:30.A[18]
din12[19] => mux_4x1_32bit:30.A[19]
din12[20] => mux_4x1_32bit:30.A[20]
din12[21] => mux_4x1_32bit:30.A[21]
din12[22] => mux_4x1_32bit:30.A[22]
din12[23] => mux_4x1_32bit:30.A[23]
din12[24] => mux_4x1_32bit:30.A[24]
din12[25] => mux_4x1_32bit:30.A[25]
din12[26] => mux_4x1_32bit:30.A[26]
din12[27] => mux_4x1_32bit:30.A[27]
din12[28] => mux_4x1_32bit:30.A[28]
din12[29] => mux_4x1_32bit:30.A[29]
din12[30] => mux_4x1_32bit:30.A[30]
din12[31] => mux_4x1_32bit:30.A[31]
din13[0] => mux_4x1_32bit:30.B[0]
din13[1] => mux_4x1_32bit:30.B[1]
din13[2] => mux_4x1_32bit:30.B[2]
din13[3] => mux_4x1_32bit:30.B[3]
din13[4] => mux_4x1_32bit:30.B[4]
din13[5] => mux_4x1_32bit:30.B[5]
din13[6] => mux_4x1_32bit:30.B[6]
din13[7] => mux_4x1_32bit:30.B[7]
din13[8] => mux_4x1_32bit:30.B[8]
din13[9] => mux_4x1_32bit:30.B[9]
din13[10] => mux_4x1_32bit:30.B[10]
din13[11] => mux_4x1_32bit:30.B[11]
din13[12] => mux_4x1_32bit:30.B[12]
din13[13] => mux_4x1_32bit:30.B[13]
din13[14] => mux_4x1_32bit:30.B[14]
din13[15] => mux_4x1_32bit:30.B[15]
din13[16] => mux_4x1_32bit:30.B[16]
din13[17] => mux_4x1_32bit:30.B[17]
din13[18] => mux_4x1_32bit:30.B[18]
din13[19] => mux_4x1_32bit:30.B[19]
din13[20] => mux_4x1_32bit:30.B[20]
din13[21] => mux_4x1_32bit:30.B[21]
din13[22] => mux_4x1_32bit:30.B[22]
din13[23] => mux_4x1_32bit:30.B[23]
din13[24] => mux_4x1_32bit:30.B[24]
din13[25] => mux_4x1_32bit:30.B[25]
din13[26] => mux_4x1_32bit:30.B[26]
din13[27] => mux_4x1_32bit:30.B[27]
din13[28] => mux_4x1_32bit:30.B[28]
din13[29] => mux_4x1_32bit:30.B[29]
din13[30] => mux_4x1_32bit:30.B[30]
din13[31] => mux_4x1_32bit:30.B[31]
din14[0] => mux_4x1_32bit:30.C[0]
din14[1] => mux_4x1_32bit:30.C[1]
din14[2] => mux_4x1_32bit:30.C[2]
din14[3] => mux_4x1_32bit:30.C[3]
din14[4] => mux_4x1_32bit:30.C[4]
din14[5] => mux_4x1_32bit:30.C[5]
din14[6] => mux_4x1_32bit:30.C[6]
din14[7] => mux_4x1_32bit:30.C[7]
din14[8] => mux_4x1_32bit:30.C[8]
din14[9] => mux_4x1_32bit:30.C[9]
din14[10] => mux_4x1_32bit:30.C[10]
din14[11] => mux_4x1_32bit:30.C[11]
din14[12] => mux_4x1_32bit:30.C[12]
din14[13] => mux_4x1_32bit:30.C[13]
din14[14] => mux_4x1_32bit:30.C[14]
din14[15] => mux_4x1_32bit:30.C[15]
din14[16] => mux_4x1_32bit:30.C[16]
din14[17] => mux_4x1_32bit:30.C[17]
din14[18] => mux_4x1_32bit:30.C[18]
din14[19] => mux_4x1_32bit:30.C[19]
din14[20] => mux_4x1_32bit:30.C[20]
din14[21] => mux_4x1_32bit:30.C[21]
din14[22] => mux_4x1_32bit:30.C[22]
din14[23] => mux_4x1_32bit:30.C[23]
din14[24] => mux_4x1_32bit:30.C[24]
din14[25] => mux_4x1_32bit:30.C[25]
din14[26] => mux_4x1_32bit:30.C[26]
din14[27] => mux_4x1_32bit:30.C[27]
din14[28] => mux_4x1_32bit:30.C[28]
din14[29] => mux_4x1_32bit:30.C[29]
din14[30] => mux_4x1_32bit:30.C[30]
din14[31] => mux_4x1_32bit:30.C[31]
din15[0] => mux_4x1_32bit:30.D[0]
din15[1] => mux_4x1_32bit:30.D[1]
din15[2] => mux_4x1_32bit:30.D[2]
din15[3] => mux_4x1_32bit:30.D[3]
din15[4] => mux_4x1_32bit:30.D[4]
din15[5] => mux_4x1_32bit:30.D[5]
din15[6] => mux_4x1_32bit:30.D[6]
din15[7] => mux_4x1_32bit:30.D[7]
din15[8] => mux_4x1_32bit:30.D[8]
din15[9] => mux_4x1_32bit:30.D[9]
din15[10] => mux_4x1_32bit:30.D[10]
din15[11] => mux_4x1_32bit:30.D[11]
din15[12] => mux_4x1_32bit:30.D[12]
din15[13] => mux_4x1_32bit:30.D[13]
din15[14] => mux_4x1_32bit:30.D[14]
din15[15] => mux_4x1_32bit:30.D[15]
din15[16] => mux_4x1_32bit:30.D[16]
din15[17] => mux_4x1_32bit:30.D[17]
din15[18] => mux_4x1_32bit:30.D[18]
din15[19] => mux_4x1_32bit:30.D[19]
din15[20] => mux_4x1_32bit:30.D[20]
din15[21] => mux_4x1_32bit:30.D[21]
din15[22] => mux_4x1_32bit:30.D[22]
din15[23] => mux_4x1_32bit:30.D[23]
din15[24] => mux_4x1_32bit:30.D[24]
din15[25] => mux_4x1_32bit:30.D[25]
din15[26] => mux_4x1_32bit:30.D[26]
din15[27] => mux_4x1_32bit:30.D[27]
din15[28] => mux_4x1_32bit:30.D[28]
din15[29] => mux_4x1_32bit:30.D[29]
din15[30] => mux_4x1_32bit:30.D[30]
din15[31] => mux_4x1_32bit:30.D[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19
dout[0] <= mux_4x1_32bit:32.S[0]
dout[1] <= mux_4x1_32bit:32.S[1]
dout[2] <= mux_4x1_32bit:32.S[2]
dout[3] <= mux_4x1_32bit:32.S[3]
dout[4] <= mux_4x1_32bit:32.S[4]
dout[5] <= mux_4x1_32bit:32.S[5]
dout[6] <= mux_4x1_32bit:32.S[6]
dout[7] <= mux_4x1_32bit:32.S[7]
dout[8] <= mux_4x1_32bit:32.S[8]
dout[9] <= mux_4x1_32bit:32.S[9]
dout[10] <= mux_4x1_32bit:32.S[10]
dout[11] <= mux_4x1_32bit:32.S[11]
dout[12] <= mux_4x1_32bit:32.S[12]
dout[13] <= mux_4x1_32bit:32.S[13]
dout[14] <= mux_4x1_32bit:32.S[14]
dout[15] <= mux_4x1_32bit:32.S[15]
dout[16] <= mux_4x1_32bit:32.S[16]
dout[17] <= mux_4x1_32bit:32.S[17]
dout[18] <= mux_4x1_32bit:32.S[18]
dout[19] <= mux_4x1_32bit:32.S[19]
dout[20] <= mux_4x1_32bit:32.S[20]
dout[21] <= mux_4x1_32bit:32.S[21]
dout[22] <= mux_4x1_32bit:32.S[22]
dout[23] <= mux_4x1_32bit:32.S[23]
dout[24] <= mux_4x1_32bit:32.S[24]
dout[25] <= mux_4x1_32bit:32.S[25]
dout[26] <= mux_4x1_32bit:32.S[26]
dout[27] <= mux_4x1_32bit:32.S[27]
dout[28] <= mux_4x1_32bit:32.S[28]
dout[29] <= mux_4x1_32bit:32.S[29]
dout[30] <= mux_4x1_32bit:32.S[30]
dout[31] <= mux_4x1_32bit:32.S[31]
din00[0] => mux_4x1_32bit:28.A[0]
din00[1] => mux_4x1_32bit:28.A[1]
din00[2] => mux_4x1_32bit:28.A[2]
din00[3] => mux_4x1_32bit:28.A[3]
din00[4] => mux_4x1_32bit:28.A[4]
din00[5] => mux_4x1_32bit:28.A[5]
din00[6] => mux_4x1_32bit:28.A[6]
din00[7] => mux_4x1_32bit:28.A[7]
din00[8] => mux_4x1_32bit:28.A[8]
din00[9] => mux_4x1_32bit:28.A[9]
din00[10] => mux_4x1_32bit:28.A[10]
din00[11] => mux_4x1_32bit:28.A[11]
din00[12] => mux_4x1_32bit:28.A[12]
din00[13] => mux_4x1_32bit:28.A[13]
din00[14] => mux_4x1_32bit:28.A[14]
din00[15] => mux_4x1_32bit:28.A[15]
din00[16] => mux_4x1_32bit:28.A[16]
din00[17] => mux_4x1_32bit:28.A[17]
din00[18] => mux_4x1_32bit:28.A[18]
din00[19] => mux_4x1_32bit:28.A[19]
din00[20] => mux_4x1_32bit:28.A[20]
din00[21] => mux_4x1_32bit:28.A[21]
din00[22] => mux_4x1_32bit:28.A[22]
din00[23] => mux_4x1_32bit:28.A[23]
din00[24] => mux_4x1_32bit:28.A[24]
din00[25] => mux_4x1_32bit:28.A[25]
din00[26] => mux_4x1_32bit:28.A[26]
din00[27] => mux_4x1_32bit:28.A[27]
din00[28] => mux_4x1_32bit:28.A[28]
din00[29] => mux_4x1_32bit:28.A[29]
din00[30] => mux_4x1_32bit:28.A[30]
din00[31] => mux_4x1_32bit:28.A[31]
din01[0] => mux_4x1_32bit:28.B[0]
din01[1] => mux_4x1_32bit:28.B[1]
din01[2] => mux_4x1_32bit:28.B[2]
din01[3] => mux_4x1_32bit:28.B[3]
din01[4] => mux_4x1_32bit:28.B[4]
din01[5] => mux_4x1_32bit:28.B[5]
din01[6] => mux_4x1_32bit:28.B[6]
din01[7] => mux_4x1_32bit:28.B[7]
din01[8] => mux_4x1_32bit:28.B[8]
din01[9] => mux_4x1_32bit:28.B[9]
din01[10] => mux_4x1_32bit:28.B[10]
din01[11] => mux_4x1_32bit:28.B[11]
din01[12] => mux_4x1_32bit:28.B[12]
din01[13] => mux_4x1_32bit:28.B[13]
din01[14] => mux_4x1_32bit:28.B[14]
din01[15] => mux_4x1_32bit:28.B[15]
din01[16] => mux_4x1_32bit:28.B[16]
din01[17] => mux_4x1_32bit:28.B[17]
din01[18] => mux_4x1_32bit:28.B[18]
din01[19] => mux_4x1_32bit:28.B[19]
din01[20] => mux_4x1_32bit:28.B[20]
din01[21] => mux_4x1_32bit:28.B[21]
din01[22] => mux_4x1_32bit:28.B[22]
din01[23] => mux_4x1_32bit:28.B[23]
din01[24] => mux_4x1_32bit:28.B[24]
din01[25] => mux_4x1_32bit:28.B[25]
din01[26] => mux_4x1_32bit:28.B[26]
din01[27] => mux_4x1_32bit:28.B[27]
din01[28] => mux_4x1_32bit:28.B[28]
din01[29] => mux_4x1_32bit:28.B[29]
din01[30] => mux_4x1_32bit:28.B[30]
din01[31] => mux_4x1_32bit:28.B[31]
din02[0] => mux_4x1_32bit:28.C[0]
din02[1] => mux_4x1_32bit:28.C[1]
din02[2] => mux_4x1_32bit:28.C[2]
din02[3] => mux_4x1_32bit:28.C[3]
din02[4] => mux_4x1_32bit:28.C[4]
din02[5] => mux_4x1_32bit:28.C[5]
din02[6] => mux_4x1_32bit:28.C[6]
din02[7] => mux_4x1_32bit:28.C[7]
din02[8] => mux_4x1_32bit:28.C[8]
din02[9] => mux_4x1_32bit:28.C[9]
din02[10] => mux_4x1_32bit:28.C[10]
din02[11] => mux_4x1_32bit:28.C[11]
din02[12] => mux_4x1_32bit:28.C[12]
din02[13] => mux_4x1_32bit:28.C[13]
din02[14] => mux_4x1_32bit:28.C[14]
din02[15] => mux_4x1_32bit:28.C[15]
din02[16] => mux_4x1_32bit:28.C[16]
din02[17] => mux_4x1_32bit:28.C[17]
din02[18] => mux_4x1_32bit:28.C[18]
din02[19] => mux_4x1_32bit:28.C[19]
din02[20] => mux_4x1_32bit:28.C[20]
din02[21] => mux_4x1_32bit:28.C[21]
din02[22] => mux_4x1_32bit:28.C[22]
din02[23] => mux_4x1_32bit:28.C[23]
din02[24] => mux_4x1_32bit:28.C[24]
din02[25] => mux_4x1_32bit:28.C[25]
din02[26] => mux_4x1_32bit:28.C[26]
din02[27] => mux_4x1_32bit:28.C[27]
din02[28] => mux_4x1_32bit:28.C[28]
din02[29] => mux_4x1_32bit:28.C[29]
din02[30] => mux_4x1_32bit:28.C[30]
din02[31] => mux_4x1_32bit:28.C[31]
din03[0] => mux_4x1_32bit:28.D[0]
din03[1] => mux_4x1_32bit:28.D[1]
din03[2] => mux_4x1_32bit:28.D[2]
din03[3] => mux_4x1_32bit:28.D[3]
din03[4] => mux_4x1_32bit:28.D[4]
din03[5] => mux_4x1_32bit:28.D[5]
din03[6] => mux_4x1_32bit:28.D[6]
din03[7] => mux_4x1_32bit:28.D[7]
din03[8] => mux_4x1_32bit:28.D[8]
din03[9] => mux_4x1_32bit:28.D[9]
din03[10] => mux_4x1_32bit:28.D[10]
din03[11] => mux_4x1_32bit:28.D[11]
din03[12] => mux_4x1_32bit:28.D[12]
din03[13] => mux_4x1_32bit:28.D[13]
din03[14] => mux_4x1_32bit:28.D[14]
din03[15] => mux_4x1_32bit:28.D[15]
din03[16] => mux_4x1_32bit:28.D[16]
din03[17] => mux_4x1_32bit:28.D[17]
din03[18] => mux_4x1_32bit:28.D[18]
din03[19] => mux_4x1_32bit:28.D[19]
din03[20] => mux_4x1_32bit:28.D[20]
din03[21] => mux_4x1_32bit:28.D[21]
din03[22] => mux_4x1_32bit:28.D[22]
din03[23] => mux_4x1_32bit:28.D[23]
din03[24] => mux_4x1_32bit:28.D[24]
din03[25] => mux_4x1_32bit:28.D[25]
din03[26] => mux_4x1_32bit:28.D[26]
din03[27] => mux_4x1_32bit:28.D[27]
din03[28] => mux_4x1_32bit:28.D[28]
din03[29] => mux_4x1_32bit:28.D[29]
din03[30] => mux_4x1_32bit:28.D[30]
din03[31] => mux_4x1_32bit:28.D[31]
sel[0] => mux_4x1_32bit:28.sel[0]
sel[0] => mux_4x1_32bit:29.sel[0]
sel[0] => mux_4x1_32bit:31.sel[0]
sel[0] => mux_4x1_32bit:30.sel[0]
sel[1] => mux_4x1_32bit:28.sel[1]
sel[1] => mux_4x1_32bit:29.sel[1]
sel[1] => mux_4x1_32bit:31.sel[1]
sel[1] => mux_4x1_32bit:30.sel[1]
sel[2] => mux_4x1_32bit:32.sel[0]
sel[3] => mux_4x1_32bit:32.sel[1]
din04[0] => mux_4x1_32bit:29.A[0]
din04[1] => mux_4x1_32bit:29.A[1]
din04[2] => mux_4x1_32bit:29.A[2]
din04[3] => mux_4x1_32bit:29.A[3]
din04[4] => mux_4x1_32bit:29.A[4]
din04[5] => mux_4x1_32bit:29.A[5]
din04[6] => mux_4x1_32bit:29.A[6]
din04[7] => mux_4x1_32bit:29.A[7]
din04[8] => mux_4x1_32bit:29.A[8]
din04[9] => mux_4x1_32bit:29.A[9]
din04[10] => mux_4x1_32bit:29.A[10]
din04[11] => mux_4x1_32bit:29.A[11]
din04[12] => mux_4x1_32bit:29.A[12]
din04[13] => mux_4x1_32bit:29.A[13]
din04[14] => mux_4x1_32bit:29.A[14]
din04[15] => mux_4x1_32bit:29.A[15]
din04[16] => mux_4x1_32bit:29.A[16]
din04[17] => mux_4x1_32bit:29.A[17]
din04[18] => mux_4x1_32bit:29.A[18]
din04[19] => mux_4x1_32bit:29.A[19]
din04[20] => mux_4x1_32bit:29.A[20]
din04[21] => mux_4x1_32bit:29.A[21]
din04[22] => mux_4x1_32bit:29.A[22]
din04[23] => mux_4x1_32bit:29.A[23]
din04[24] => mux_4x1_32bit:29.A[24]
din04[25] => mux_4x1_32bit:29.A[25]
din04[26] => mux_4x1_32bit:29.A[26]
din04[27] => mux_4x1_32bit:29.A[27]
din04[28] => mux_4x1_32bit:29.A[28]
din04[29] => mux_4x1_32bit:29.A[29]
din04[30] => mux_4x1_32bit:29.A[30]
din04[31] => mux_4x1_32bit:29.A[31]
din05[0] => mux_4x1_32bit:29.B[0]
din05[1] => mux_4x1_32bit:29.B[1]
din05[2] => mux_4x1_32bit:29.B[2]
din05[3] => mux_4x1_32bit:29.B[3]
din05[4] => mux_4x1_32bit:29.B[4]
din05[5] => mux_4x1_32bit:29.B[5]
din05[6] => mux_4x1_32bit:29.B[6]
din05[7] => mux_4x1_32bit:29.B[7]
din05[8] => mux_4x1_32bit:29.B[8]
din05[9] => mux_4x1_32bit:29.B[9]
din05[10] => mux_4x1_32bit:29.B[10]
din05[11] => mux_4x1_32bit:29.B[11]
din05[12] => mux_4x1_32bit:29.B[12]
din05[13] => mux_4x1_32bit:29.B[13]
din05[14] => mux_4x1_32bit:29.B[14]
din05[15] => mux_4x1_32bit:29.B[15]
din05[16] => mux_4x1_32bit:29.B[16]
din05[17] => mux_4x1_32bit:29.B[17]
din05[18] => mux_4x1_32bit:29.B[18]
din05[19] => mux_4x1_32bit:29.B[19]
din05[20] => mux_4x1_32bit:29.B[20]
din05[21] => mux_4x1_32bit:29.B[21]
din05[22] => mux_4x1_32bit:29.B[22]
din05[23] => mux_4x1_32bit:29.B[23]
din05[24] => mux_4x1_32bit:29.B[24]
din05[25] => mux_4x1_32bit:29.B[25]
din05[26] => mux_4x1_32bit:29.B[26]
din05[27] => mux_4x1_32bit:29.B[27]
din05[28] => mux_4x1_32bit:29.B[28]
din05[29] => mux_4x1_32bit:29.B[29]
din05[30] => mux_4x1_32bit:29.B[30]
din05[31] => mux_4x1_32bit:29.B[31]
din06[0] => mux_4x1_32bit:29.C[0]
din06[1] => mux_4x1_32bit:29.C[1]
din06[2] => mux_4x1_32bit:29.C[2]
din06[3] => mux_4x1_32bit:29.C[3]
din06[4] => mux_4x1_32bit:29.C[4]
din06[5] => mux_4x1_32bit:29.C[5]
din06[6] => mux_4x1_32bit:29.C[6]
din06[7] => mux_4x1_32bit:29.C[7]
din06[8] => mux_4x1_32bit:29.C[8]
din06[9] => mux_4x1_32bit:29.C[9]
din06[10] => mux_4x1_32bit:29.C[10]
din06[11] => mux_4x1_32bit:29.C[11]
din06[12] => mux_4x1_32bit:29.C[12]
din06[13] => mux_4x1_32bit:29.C[13]
din06[14] => mux_4x1_32bit:29.C[14]
din06[15] => mux_4x1_32bit:29.C[15]
din06[16] => mux_4x1_32bit:29.C[16]
din06[17] => mux_4x1_32bit:29.C[17]
din06[18] => mux_4x1_32bit:29.C[18]
din06[19] => mux_4x1_32bit:29.C[19]
din06[20] => mux_4x1_32bit:29.C[20]
din06[21] => mux_4x1_32bit:29.C[21]
din06[22] => mux_4x1_32bit:29.C[22]
din06[23] => mux_4x1_32bit:29.C[23]
din06[24] => mux_4x1_32bit:29.C[24]
din06[25] => mux_4x1_32bit:29.C[25]
din06[26] => mux_4x1_32bit:29.C[26]
din06[27] => mux_4x1_32bit:29.C[27]
din06[28] => mux_4x1_32bit:29.C[28]
din06[29] => mux_4x1_32bit:29.C[29]
din06[30] => mux_4x1_32bit:29.C[30]
din06[31] => mux_4x1_32bit:29.C[31]
din07[0] => mux_4x1_32bit:29.D[0]
din07[1] => mux_4x1_32bit:29.D[1]
din07[2] => mux_4x1_32bit:29.D[2]
din07[3] => mux_4x1_32bit:29.D[3]
din07[4] => mux_4x1_32bit:29.D[4]
din07[5] => mux_4x1_32bit:29.D[5]
din07[6] => mux_4x1_32bit:29.D[6]
din07[7] => mux_4x1_32bit:29.D[7]
din07[8] => mux_4x1_32bit:29.D[8]
din07[9] => mux_4x1_32bit:29.D[9]
din07[10] => mux_4x1_32bit:29.D[10]
din07[11] => mux_4x1_32bit:29.D[11]
din07[12] => mux_4x1_32bit:29.D[12]
din07[13] => mux_4x1_32bit:29.D[13]
din07[14] => mux_4x1_32bit:29.D[14]
din07[15] => mux_4x1_32bit:29.D[15]
din07[16] => mux_4x1_32bit:29.D[16]
din07[17] => mux_4x1_32bit:29.D[17]
din07[18] => mux_4x1_32bit:29.D[18]
din07[19] => mux_4x1_32bit:29.D[19]
din07[20] => mux_4x1_32bit:29.D[20]
din07[21] => mux_4x1_32bit:29.D[21]
din07[22] => mux_4x1_32bit:29.D[22]
din07[23] => mux_4x1_32bit:29.D[23]
din07[24] => mux_4x1_32bit:29.D[24]
din07[25] => mux_4x1_32bit:29.D[25]
din07[26] => mux_4x1_32bit:29.D[26]
din07[27] => mux_4x1_32bit:29.D[27]
din07[28] => mux_4x1_32bit:29.D[28]
din07[29] => mux_4x1_32bit:29.D[29]
din07[30] => mux_4x1_32bit:29.D[30]
din07[31] => mux_4x1_32bit:29.D[31]
din08[0] => mux_4x1_32bit:31.A[0]
din08[1] => mux_4x1_32bit:31.A[1]
din08[2] => mux_4x1_32bit:31.A[2]
din08[3] => mux_4x1_32bit:31.A[3]
din08[4] => mux_4x1_32bit:31.A[4]
din08[5] => mux_4x1_32bit:31.A[5]
din08[6] => mux_4x1_32bit:31.A[6]
din08[7] => mux_4x1_32bit:31.A[7]
din08[8] => mux_4x1_32bit:31.A[8]
din08[9] => mux_4x1_32bit:31.A[9]
din08[10] => mux_4x1_32bit:31.A[10]
din08[11] => mux_4x1_32bit:31.A[11]
din08[12] => mux_4x1_32bit:31.A[12]
din08[13] => mux_4x1_32bit:31.A[13]
din08[14] => mux_4x1_32bit:31.A[14]
din08[15] => mux_4x1_32bit:31.A[15]
din08[16] => mux_4x1_32bit:31.A[16]
din08[17] => mux_4x1_32bit:31.A[17]
din08[18] => mux_4x1_32bit:31.A[18]
din08[19] => mux_4x1_32bit:31.A[19]
din08[20] => mux_4x1_32bit:31.A[20]
din08[21] => mux_4x1_32bit:31.A[21]
din08[22] => mux_4x1_32bit:31.A[22]
din08[23] => mux_4x1_32bit:31.A[23]
din08[24] => mux_4x1_32bit:31.A[24]
din08[25] => mux_4x1_32bit:31.A[25]
din08[26] => mux_4x1_32bit:31.A[26]
din08[27] => mux_4x1_32bit:31.A[27]
din08[28] => mux_4x1_32bit:31.A[28]
din08[29] => mux_4x1_32bit:31.A[29]
din08[30] => mux_4x1_32bit:31.A[30]
din08[31] => mux_4x1_32bit:31.A[31]
din09[0] => mux_4x1_32bit:31.B[0]
din09[1] => mux_4x1_32bit:31.B[1]
din09[2] => mux_4x1_32bit:31.B[2]
din09[3] => mux_4x1_32bit:31.B[3]
din09[4] => mux_4x1_32bit:31.B[4]
din09[5] => mux_4x1_32bit:31.B[5]
din09[6] => mux_4x1_32bit:31.B[6]
din09[7] => mux_4x1_32bit:31.B[7]
din09[8] => mux_4x1_32bit:31.B[8]
din09[9] => mux_4x1_32bit:31.B[9]
din09[10] => mux_4x1_32bit:31.B[10]
din09[11] => mux_4x1_32bit:31.B[11]
din09[12] => mux_4x1_32bit:31.B[12]
din09[13] => mux_4x1_32bit:31.B[13]
din09[14] => mux_4x1_32bit:31.B[14]
din09[15] => mux_4x1_32bit:31.B[15]
din09[16] => mux_4x1_32bit:31.B[16]
din09[17] => mux_4x1_32bit:31.B[17]
din09[18] => mux_4x1_32bit:31.B[18]
din09[19] => mux_4x1_32bit:31.B[19]
din09[20] => mux_4x1_32bit:31.B[20]
din09[21] => mux_4x1_32bit:31.B[21]
din09[22] => mux_4x1_32bit:31.B[22]
din09[23] => mux_4x1_32bit:31.B[23]
din09[24] => mux_4x1_32bit:31.B[24]
din09[25] => mux_4x1_32bit:31.B[25]
din09[26] => mux_4x1_32bit:31.B[26]
din09[27] => mux_4x1_32bit:31.B[27]
din09[28] => mux_4x1_32bit:31.B[28]
din09[29] => mux_4x1_32bit:31.B[29]
din09[30] => mux_4x1_32bit:31.B[30]
din09[31] => mux_4x1_32bit:31.B[31]
din10[0] => mux_4x1_32bit:31.C[0]
din10[1] => mux_4x1_32bit:31.C[1]
din10[2] => mux_4x1_32bit:31.C[2]
din10[3] => mux_4x1_32bit:31.C[3]
din10[4] => mux_4x1_32bit:31.C[4]
din10[5] => mux_4x1_32bit:31.C[5]
din10[6] => mux_4x1_32bit:31.C[6]
din10[7] => mux_4x1_32bit:31.C[7]
din10[8] => mux_4x1_32bit:31.C[8]
din10[9] => mux_4x1_32bit:31.C[9]
din10[10] => mux_4x1_32bit:31.C[10]
din10[11] => mux_4x1_32bit:31.C[11]
din10[12] => mux_4x1_32bit:31.C[12]
din10[13] => mux_4x1_32bit:31.C[13]
din10[14] => mux_4x1_32bit:31.C[14]
din10[15] => mux_4x1_32bit:31.C[15]
din10[16] => mux_4x1_32bit:31.C[16]
din10[17] => mux_4x1_32bit:31.C[17]
din10[18] => mux_4x1_32bit:31.C[18]
din10[19] => mux_4x1_32bit:31.C[19]
din10[20] => mux_4x1_32bit:31.C[20]
din10[21] => mux_4x1_32bit:31.C[21]
din10[22] => mux_4x1_32bit:31.C[22]
din10[23] => mux_4x1_32bit:31.C[23]
din10[24] => mux_4x1_32bit:31.C[24]
din10[25] => mux_4x1_32bit:31.C[25]
din10[26] => mux_4x1_32bit:31.C[26]
din10[27] => mux_4x1_32bit:31.C[27]
din10[28] => mux_4x1_32bit:31.C[28]
din10[29] => mux_4x1_32bit:31.C[29]
din10[30] => mux_4x1_32bit:31.C[30]
din10[31] => mux_4x1_32bit:31.C[31]
din11[0] => mux_4x1_32bit:31.D[0]
din11[1] => mux_4x1_32bit:31.D[1]
din11[2] => mux_4x1_32bit:31.D[2]
din11[3] => mux_4x1_32bit:31.D[3]
din11[4] => mux_4x1_32bit:31.D[4]
din11[5] => mux_4x1_32bit:31.D[5]
din11[6] => mux_4x1_32bit:31.D[6]
din11[7] => mux_4x1_32bit:31.D[7]
din11[8] => mux_4x1_32bit:31.D[8]
din11[9] => mux_4x1_32bit:31.D[9]
din11[10] => mux_4x1_32bit:31.D[10]
din11[11] => mux_4x1_32bit:31.D[11]
din11[12] => mux_4x1_32bit:31.D[12]
din11[13] => mux_4x1_32bit:31.D[13]
din11[14] => mux_4x1_32bit:31.D[14]
din11[15] => mux_4x1_32bit:31.D[15]
din11[16] => mux_4x1_32bit:31.D[16]
din11[17] => mux_4x1_32bit:31.D[17]
din11[18] => mux_4x1_32bit:31.D[18]
din11[19] => mux_4x1_32bit:31.D[19]
din11[20] => mux_4x1_32bit:31.D[20]
din11[21] => mux_4x1_32bit:31.D[21]
din11[22] => mux_4x1_32bit:31.D[22]
din11[23] => mux_4x1_32bit:31.D[23]
din11[24] => mux_4x1_32bit:31.D[24]
din11[25] => mux_4x1_32bit:31.D[25]
din11[26] => mux_4x1_32bit:31.D[26]
din11[27] => mux_4x1_32bit:31.D[27]
din11[28] => mux_4x1_32bit:31.D[28]
din11[29] => mux_4x1_32bit:31.D[29]
din11[30] => mux_4x1_32bit:31.D[30]
din11[31] => mux_4x1_32bit:31.D[31]
din12[0] => mux_4x1_32bit:30.A[0]
din12[1] => mux_4x1_32bit:30.A[1]
din12[2] => mux_4x1_32bit:30.A[2]
din12[3] => mux_4x1_32bit:30.A[3]
din12[4] => mux_4x1_32bit:30.A[4]
din12[5] => mux_4x1_32bit:30.A[5]
din12[6] => mux_4x1_32bit:30.A[6]
din12[7] => mux_4x1_32bit:30.A[7]
din12[8] => mux_4x1_32bit:30.A[8]
din12[9] => mux_4x1_32bit:30.A[9]
din12[10] => mux_4x1_32bit:30.A[10]
din12[11] => mux_4x1_32bit:30.A[11]
din12[12] => mux_4x1_32bit:30.A[12]
din12[13] => mux_4x1_32bit:30.A[13]
din12[14] => mux_4x1_32bit:30.A[14]
din12[15] => mux_4x1_32bit:30.A[15]
din12[16] => mux_4x1_32bit:30.A[16]
din12[17] => mux_4x1_32bit:30.A[17]
din12[18] => mux_4x1_32bit:30.A[18]
din12[19] => mux_4x1_32bit:30.A[19]
din12[20] => mux_4x1_32bit:30.A[20]
din12[21] => mux_4x1_32bit:30.A[21]
din12[22] => mux_4x1_32bit:30.A[22]
din12[23] => mux_4x1_32bit:30.A[23]
din12[24] => mux_4x1_32bit:30.A[24]
din12[25] => mux_4x1_32bit:30.A[25]
din12[26] => mux_4x1_32bit:30.A[26]
din12[27] => mux_4x1_32bit:30.A[27]
din12[28] => mux_4x1_32bit:30.A[28]
din12[29] => mux_4x1_32bit:30.A[29]
din12[30] => mux_4x1_32bit:30.A[30]
din12[31] => mux_4x1_32bit:30.A[31]
din13[0] => mux_4x1_32bit:30.B[0]
din13[1] => mux_4x1_32bit:30.B[1]
din13[2] => mux_4x1_32bit:30.B[2]
din13[3] => mux_4x1_32bit:30.B[3]
din13[4] => mux_4x1_32bit:30.B[4]
din13[5] => mux_4x1_32bit:30.B[5]
din13[6] => mux_4x1_32bit:30.B[6]
din13[7] => mux_4x1_32bit:30.B[7]
din13[8] => mux_4x1_32bit:30.B[8]
din13[9] => mux_4x1_32bit:30.B[9]
din13[10] => mux_4x1_32bit:30.B[10]
din13[11] => mux_4x1_32bit:30.B[11]
din13[12] => mux_4x1_32bit:30.B[12]
din13[13] => mux_4x1_32bit:30.B[13]
din13[14] => mux_4x1_32bit:30.B[14]
din13[15] => mux_4x1_32bit:30.B[15]
din13[16] => mux_4x1_32bit:30.B[16]
din13[17] => mux_4x1_32bit:30.B[17]
din13[18] => mux_4x1_32bit:30.B[18]
din13[19] => mux_4x1_32bit:30.B[19]
din13[20] => mux_4x1_32bit:30.B[20]
din13[21] => mux_4x1_32bit:30.B[21]
din13[22] => mux_4x1_32bit:30.B[22]
din13[23] => mux_4x1_32bit:30.B[23]
din13[24] => mux_4x1_32bit:30.B[24]
din13[25] => mux_4x1_32bit:30.B[25]
din13[26] => mux_4x1_32bit:30.B[26]
din13[27] => mux_4x1_32bit:30.B[27]
din13[28] => mux_4x1_32bit:30.B[28]
din13[29] => mux_4x1_32bit:30.B[29]
din13[30] => mux_4x1_32bit:30.B[30]
din13[31] => mux_4x1_32bit:30.B[31]
din14[0] => mux_4x1_32bit:30.C[0]
din14[1] => mux_4x1_32bit:30.C[1]
din14[2] => mux_4x1_32bit:30.C[2]
din14[3] => mux_4x1_32bit:30.C[3]
din14[4] => mux_4x1_32bit:30.C[4]
din14[5] => mux_4x1_32bit:30.C[5]
din14[6] => mux_4x1_32bit:30.C[6]
din14[7] => mux_4x1_32bit:30.C[7]
din14[8] => mux_4x1_32bit:30.C[8]
din14[9] => mux_4x1_32bit:30.C[9]
din14[10] => mux_4x1_32bit:30.C[10]
din14[11] => mux_4x1_32bit:30.C[11]
din14[12] => mux_4x1_32bit:30.C[12]
din14[13] => mux_4x1_32bit:30.C[13]
din14[14] => mux_4x1_32bit:30.C[14]
din14[15] => mux_4x1_32bit:30.C[15]
din14[16] => mux_4x1_32bit:30.C[16]
din14[17] => mux_4x1_32bit:30.C[17]
din14[18] => mux_4x1_32bit:30.C[18]
din14[19] => mux_4x1_32bit:30.C[19]
din14[20] => mux_4x1_32bit:30.C[20]
din14[21] => mux_4x1_32bit:30.C[21]
din14[22] => mux_4x1_32bit:30.C[22]
din14[23] => mux_4x1_32bit:30.C[23]
din14[24] => mux_4x1_32bit:30.C[24]
din14[25] => mux_4x1_32bit:30.C[25]
din14[26] => mux_4x1_32bit:30.C[26]
din14[27] => mux_4x1_32bit:30.C[27]
din14[28] => mux_4x1_32bit:30.C[28]
din14[29] => mux_4x1_32bit:30.C[29]
din14[30] => mux_4x1_32bit:30.C[30]
din14[31] => mux_4x1_32bit:30.C[31]
din15[0] => mux_4x1_32bit:30.D[0]
din15[1] => mux_4x1_32bit:30.D[1]
din15[2] => mux_4x1_32bit:30.D[2]
din15[3] => mux_4x1_32bit:30.D[3]
din15[4] => mux_4x1_32bit:30.D[4]
din15[5] => mux_4x1_32bit:30.D[5]
din15[6] => mux_4x1_32bit:30.D[6]
din15[7] => mux_4x1_32bit:30.D[7]
din15[8] => mux_4x1_32bit:30.D[8]
din15[9] => mux_4x1_32bit:30.D[9]
din15[10] => mux_4x1_32bit:30.D[10]
din15[11] => mux_4x1_32bit:30.D[11]
din15[12] => mux_4x1_32bit:30.D[12]
din15[13] => mux_4x1_32bit:30.D[13]
din15[14] => mux_4x1_32bit:30.D[14]
din15[15] => mux_4x1_32bit:30.D[15]
din15[16] => mux_4x1_32bit:30.D[16]
din15[17] => mux_4x1_32bit:30.D[17]
din15[18] => mux_4x1_32bit:30.D[18]
din15[19] => mux_4x1_32bit:30.D[19]
din15[20] => mux_4x1_32bit:30.D[20]
din15[21] => mux_4x1_32bit:30.D[21]
din15[22] => mux_4x1_32bit:30.D[22]
din15[23] => mux_4x1_32bit:30.D[23]
din15[24] => mux_4x1_32bit:30.D[24]
din15[25] => mux_4x1_32bit:30.D[25]
din15[26] => mux_4x1_32bit:30.D[26]
din15[27] => mux_4x1_32bit:30.D[27]
din15[28] => mux_4x1_32bit:30.D[28]
din15[29] => mux_4x1_32bit:30.D[29]
din15[30] => mux_4x1_32bit:30.D[30]
din15[31] => mux_4x1_32bit:30.D[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo
Q[0] <= LPM_CONSTANT:129.result[0]
Q[1] <= LPM_CONSTANT:129.result[1]
Q[2] <= LPM_CONSTANT:129.result[2]
Q[3] <= LPM_CONSTANT:129.result[3]
Q[4] <= LPM_CONSTANT:129.result[4]
Q[5] <= LPM_CONSTANT:129.result[5]
Q[6] <= LPM_CONSTANT:129.result[6]
Q[7] <= LPM_CONSTANT:129.result[7]
Q[8] <= LPM_CONSTANT:129.result[8]
Q[9] <= LPM_CONSTANT:129.result[9]
Q[10] <= LPM_CONSTANT:129.result[10]
Q[11] <= LPM_CONSTANT:129.result[11]
Q[12] <= LPM_CONSTANT:129.result[12]
Q[13] <= LPM_CONSTANT:129.result[13]
Q[14] <= LPM_CONSTANT:129.result[14]
Q[15] <= LPM_CONSTANT:129.result[15]
Q[16] <= LPM_CONSTANT:129.result[16]
Q[17] <= LPM_CONSTANT:129.result[17]
Q[18] <= LPM_CONSTANT:129.result[18]
Q[19] <= LPM_CONSTANT:129.result[19]
Q[20] <= LPM_CONSTANT:129.result[20]
Q[21] <= LPM_CONSTANT:129.result[21]
Q[22] <= LPM_CONSTANT:129.result[22]
Q[23] <= LPM_CONSTANT:129.result[23]
Q[24] <= LPM_CONSTANT:129.result[24]
Q[25] <= LPM_CONSTANT:129.result[25]
Q[26] <= LPM_CONSTANT:129.result[26]
Q[27] <= LPM_CONSTANT:129.result[27]
Q[28] <= LPM_CONSTANT:129.result[28]
Q[29] <= LPM_CONSTANT:129.result[29]
Q[30] <= LPM_CONSTANT:129.result[30]
Q[31] <= LPM_CONSTANT:129.result[31]
ena => ~NO_FANOUT~
rst => ~NO_FANOUT~
clk => ~NO_FANOUT~
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => ~NO_FANOUT~
D[13] => ~NO_FANOUT~
D[14] => ~NO_FANOUT~
D[15] => ~NO_FANOUT~
D[16] => ~NO_FANOUT~
D[17] => ~NO_FANOUT~
D[18] => ~NO_FANOUT~
D[19] => ~NO_FANOUT~
D[20] => ~NO_FANOUT~
D[21] => ~NO_FANOUT~
D[22] => ~NO_FANOUT~
D[23] => ~NO_FANOUT~
D[24] => ~NO_FANOUT~
D[25] => ~NO_FANOUT~
D[26] => ~NO_FANOUT~
D[27] => ~NO_FANOUT~
D[28] => ~NO_FANOUT~
D[29] => ~NO_FANOUT~
D[30] => ~NO_FANOUT~
D[31] => ~NO_FANOUT~


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117
sel29 <= decoder_3x8:169.sel5
addr[0] => decoder_3x8:169.A[0]
addr[0] => decoder_3x8:168.A[0]
addr[0] => decoder_3x8:167.A[0]
addr[0] => decoder_3x8:166.A[0]
addr[1] => decoder_3x8:169.A[1]
addr[1] => decoder_3x8:168.A[1]
addr[1] => decoder_3x8:167.A[1]
addr[1] => decoder_3x8:166.A[1]
addr[2] => decoder_3x8:169.A[2]
addr[2] => decoder_3x8:168.A[2]
addr[2] => decoder_3x8:167.A[2]
addr[2] => decoder_3x8:166.A[2]
addr[3] => decoder_2x4:163.A[0]
addr[4] => decoder_2x4:163.A[1]
sel28 <= decoder_3x8:169.sel4
sel31 <= decoder_3x8:169.sel7
sel30 <= decoder_3x8:169.sel6
sel25 <= decoder_3x8:169.sel1
sel24 <= decoder_3x8:169.sel0
sel27 <= decoder_3x8:169.sel3
sel26 <= decoder_3x8:169.sel2
sel22 <= decoder_3x8:168.sel6
sel23 <= decoder_3x8:168.sel7
sel18 <= decoder_3x8:168.sel2
sel19 <= decoder_3x8:168.sel3
sel20 <= decoder_3x8:168.sel4
sel21 <= decoder_3x8:168.sel5
sel16 <= decoder_3x8:168.sel0
sel17 <= decoder_3x8:168.sel1
sel13 <= decoder_3x8:167.sel5
sel12 <= decoder_3x8:167.sel4
sel15 <= decoder_3x8:167.sel7
sel14 <= decoder_3x8:167.sel6
sel09 <= decoder_3x8:167.sel1
sel08 <= decoder_3x8:167.sel0
sel11 <= decoder_3x8:167.sel3
sel10 <= decoder_3x8:167.sel2
sel06 <= decoder_3x8:166.sel6
sel07 <= decoder_3x8:166.sel7
sel02 <= decoder_3x8:166.sel2
sel03 <= decoder_3x8:166.sel3
sel04 <= decoder_3x8:166.sel4
sel05 <= decoder_3x8:166.sel5
sel00 <= decoder_3x8:166.sel0
sel01 <= decoder_3x8:166.sel1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_3x8:169
sel7 <= 170.DB_MAX_OUTPUT_PORT_TYPE
sel_in => 170.IN0
sel_in => 169.IN0
sel_in => 167.IN0
sel_in => 168.IN0
sel_in => 165.IN0
sel_in => 166.IN0
sel_in => 164.IN0
sel_in => 163.IN0
A[0] => 154.IN2
A[0] => 79.IN0
A[0] => 157.IN2
A[0] => 152.IN2
A[0] => 148.IN2
A[1] => 154.IN1
A[1] => 156.IN1
A[1] => 78.IN0
A[1] => 150.IN1
A[1] => 152.IN1
A[2] => 154.IN0
A[2] => 156.IN0
A[2] => 160.IN0
A[2] => 157.IN0
A[2] => 146.IN0
sel6 <= 169.DB_MAX_OUTPUT_PORT_TYPE
sel4 <= 167.DB_MAX_OUTPUT_PORT_TYPE
sel5 <= 168.DB_MAX_OUTPUT_PORT_TYPE
sel2 <= 165.DB_MAX_OUTPUT_PORT_TYPE
sel3 <= 166.DB_MAX_OUTPUT_PORT_TYPE
sel1 <= 164.DB_MAX_OUTPUT_PORT_TYPE
sel0 <= 163.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163
sel3 <= 130.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 130.IN0
A[0] => 126.IN0
A[0] => 79.IN0
A[1] => 130.IN1
A[1] => 78.IN0
A[1] => 129.IN1
sel1 <= 126.DB_MAX_OUTPUT_PORT_TYPE
sel2 <= 129.DB_MAX_OUTPUT_PORT_TYPE
sel0 <= 125.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_3x8:168
sel7 <= 170.DB_MAX_OUTPUT_PORT_TYPE
sel_in => 170.IN0
sel_in => 169.IN0
sel_in => 167.IN0
sel_in => 168.IN0
sel_in => 165.IN0
sel_in => 166.IN0
sel_in => 164.IN0
sel_in => 163.IN0
A[0] => 154.IN2
A[0] => 79.IN0
A[0] => 157.IN2
A[0] => 152.IN2
A[0] => 148.IN2
A[1] => 154.IN1
A[1] => 156.IN1
A[1] => 78.IN0
A[1] => 150.IN1
A[1] => 152.IN1
A[2] => 154.IN0
A[2] => 156.IN0
A[2] => 160.IN0
A[2] => 157.IN0
A[2] => 146.IN0
sel6 <= 169.DB_MAX_OUTPUT_PORT_TYPE
sel4 <= 167.DB_MAX_OUTPUT_PORT_TYPE
sel5 <= 168.DB_MAX_OUTPUT_PORT_TYPE
sel2 <= 165.DB_MAX_OUTPUT_PORT_TYPE
sel3 <= 166.DB_MAX_OUTPUT_PORT_TYPE
sel1 <= 164.DB_MAX_OUTPUT_PORT_TYPE
sel0 <= 163.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_3x8:167
sel7 <= 170.DB_MAX_OUTPUT_PORT_TYPE
sel_in => 170.IN0
sel_in => 169.IN0
sel_in => 167.IN0
sel_in => 168.IN0
sel_in => 165.IN0
sel_in => 166.IN0
sel_in => 164.IN0
sel_in => 163.IN0
A[0] => 154.IN2
A[0] => 79.IN0
A[0] => 157.IN2
A[0] => 152.IN2
A[0] => 148.IN2
A[1] => 154.IN1
A[1] => 156.IN1
A[1] => 78.IN0
A[1] => 150.IN1
A[1] => 152.IN1
A[2] => 154.IN0
A[2] => 156.IN0
A[2] => 160.IN0
A[2] => 157.IN0
A[2] => 146.IN0
sel6 <= 169.DB_MAX_OUTPUT_PORT_TYPE
sel4 <= 167.DB_MAX_OUTPUT_PORT_TYPE
sel5 <= 168.DB_MAX_OUTPUT_PORT_TYPE
sel2 <= 165.DB_MAX_OUTPUT_PORT_TYPE
sel3 <= 166.DB_MAX_OUTPUT_PORT_TYPE
sel1 <= 164.DB_MAX_OUTPUT_PORT_TYPE
sel0 <= 163.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_3x8:166
sel7 <= 170.DB_MAX_OUTPUT_PORT_TYPE
sel_in => 170.IN0
sel_in => 169.IN0
sel_in => 167.IN0
sel_in => 168.IN0
sel_in => 165.IN0
sel_in => 166.IN0
sel_in => 164.IN0
sel_in => 163.IN0
A[0] => 154.IN2
A[0] => 79.IN0
A[0] => 157.IN2
A[0] => 152.IN2
A[0] => 148.IN2
A[1] => 154.IN1
A[1] => 156.IN1
A[1] => 78.IN0
A[1] => 150.IN1
A[1] => 152.IN1
A[2] => 154.IN0
A[2] => 156.IN0
A[2] => 160.IN0
A[2] => 157.IN0
A[2] => 146.IN0
sel6 <= 169.DB_MAX_OUTPUT_PORT_TYPE
sel4 <= 167.DB_MAX_OUTPUT_PORT_TYPE
sel5 <= 168.DB_MAX_OUTPUT_PORT_TYPE
sel2 <= 165.DB_MAX_OUTPUT_PORT_TYPE
sel3 <= 166.DB_MAX_OUTPUT_PORT_TYPE
sel1 <= 164.DB_MAX_OUTPUT_PORT_TYPE
sel0 <= 163.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115
dout[0] <= mux_2x1_32bit:20.S[0]
dout[1] <= mux_2x1_32bit:20.S[1]
dout[2] <= mux_2x1_32bit:20.S[2]
dout[3] <= mux_2x1_32bit:20.S[3]
dout[4] <= mux_2x1_32bit:20.S[4]
dout[5] <= mux_2x1_32bit:20.S[5]
dout[6] <= mux_2x1_32bit:20.S[6]
dout[7] <= mux_2x1_32bit:20.S[7]
dout[8] <= mux_2x1_32bit:20.S[8]
dout[9] <= mux_2x1_32bit:20.S[9]
dout[10] <= mux_2x1_32bit:20.S[10]
dout[11] <= mux_2x1_32bit:20.S[11]
dout[12] <= mux_2x1_32bit:20.S[12]
dout[13] <= mux_2x1_32bit:20.S[13]
dout[14] <= mux_2x1_32bit:20.S[14]
dout[15] <= mux_2x1_32bit:20.S[15]
dout[16] <= mux_2x1_32bit:20.S[16]
dout[17] <= mux_2x1_32bit:20.S[17]
dout[18] <= mux_2x1_32bit:20.S[18]
dout[19] <= mux_2x1_32bit:20.S[19]
dout[20] <= mux_2x1_32bit:20.S[20]
dout[21] <= mux_2x1_32bit:20.S[21]
dout[22] <= mux_2x1_32bit:20.S[22]
dout[23] <= mux_2x1_32bit:20.S[23]
dout[24] <= mux_2x1_32bit:20.S[24]
dout[25] <= mux_2x1_32bit:20.S[25]
dout[26] <= mux_2x1_32bit:20.S[26]
dout[27] <= mux_2x1_32bit:20.S[27]
dout[28] <= mux_2x1_32bit:20.S[28]
dout[29] <= mux_2x1_32bit:20.S[29]
dout[30] <= mux_2x1_32bit:20.S[30]
dout[31] <= mux_2x1_32bit:20.S[31]
sel[0] => mux_16x1_32bit:18.sel[0]
sel[0] => mux_16x1_32bit:19.sel[0]
sel[1] => mux_16x1_32bit:18.sel[1]
sel[1] => mux_16x1_32bit:19.sel[1]
sel[2] => mux_16x1_32bit:18.sel[2]
sel[2] => mux_16x1_32bit:19.sel[2]
sel[3] => mux_16x1_32bit:18.sel[3]
sel[3] => mux_16x1_32bit:19.sel[3]
sel[4] => mux_2x1_32bit:20.sel
din00[0] => mux_16x1_32bit:18.din00[0]
din00[1] => mux_16x1_32bit:18.din00[1]
din00[2] => mux_16x1_32bit:18.din00[2]
din00[3] => mux_16x1_32bit:18.din00[3]
din00[4] => mux_16x1_32bit:18.din00[4]
din00[5] => mux_16x1_32bit:18.din00[5]
din00[6] => mux_16x1_32bit:18.din00[6]
din00[7] => mux_16x1_32bit:18.din00[7]
din00[8] => mux_16x1_32bit:18.din00[8]
din00[9] => mux_16x1_32bit:18.din00[9]
din00[10] => mux_16x1_32bit:18.din00[10]
din00[11] => mux_16x1_32bit:18.din00[11]
din00[12] => mux_16x1_32bit:18.din00[12]
din00[13] => mux_16x1_32bit:18.din00[13]
din00[14] => mux_16x1_32bit:18.din00[14]
din00[15] => mux_16x1_32bit:18.din00[15]
din00[16] => mux_16x1_32bit:18.din00[16]
din00[17] => mux_16x1_32bit:18.din00[17]
din00[18] => mux_16x1_32bit:18.din00[18]
din00[19] => mux_16x1_32bit:18.din00[19]
din00[20] => mux_16x1_32bit:18.din00[20]
din00[21] => mux_16x1_32bit:18.din00[21]
din00[22] => mux_16x1_32bit:18.din00[22]
din00[23] => mux_16x1_32bit:18.din00[23]
din00[24] => mux_16x1_32bit:18.din00[24]
din00[25] => mux_16x1_32bit:18.din00[25]
din00[26] => mux_16x1_32bit:18.din00[26]
din00[27] => mux_16x1_32bit:18.din00[27]
din00[28] => mux_16x1_32bit:18.din00[28]
din00[29] => mux_16x1_32bit:18.din00[29]
din00[30] => mux_16x1_32bit:18.din00[30]
din00[31] => mux_16x1_32bit:18.din00[31]
din01[0] => mux_16x1_32bit:18.din01[0]
din01[1] => mux_16x1_32bit:18.din01[1]
din01[2] => mux_16x1_32bit:18.din01[2]
din01[3] => mux_16x1_32bit:18.din01[3]
din01[4] => mux_16x1_32bit:18.din01[4]
din01[5] => mux_16x1_32bit:18.din01[5]
din01[6] => mux_16x1_32bit:18.din01[6]
din01[7] => mux_16x1_32bit:18.din01[7]
din01[8] => mux_16x1_32bit:18.din01[8]
din01[9] => mux_16x1_32bit:18.din01[9]
din01[10] => mux_16x1_32bit:18.din01[10]
din01[11] => mux_16x1_32bit:18.din01[11]
din01[12] => mux_16x1_32bit:18.din01[12]
din01[13] => mux_16x1_32bit:18.din01[13]
din01[14] => mux_16x1_32bit:18.din01[14]
din01[15] => mux_16x1_32bit:18.din01[15]
din01[16] => mux_16x1_32bit:18.din01[16]
din01[17] => mux_16x1_32bit:18.din01[17]
din01[18] => mux_16x1_32bit:18.din01[18]
din01[19] => mux_16x1_32bit:18.din01[19]
din01[20] => mux_16x1_32bit:18.din01[20]
din01[21] => mux_16x1_32bit:18.din01[21]
din01[22] => mux_16x1_32bit:18.din01[22]
din01[23] => mux_16x1_32bit:18.din01[23]
din01[24] => mux_16x1_32bit:18.din01[24]
din01[25] => mux_16x1_32bit:18.din01[25]
din01[26] => mux_16x1_32bit:18.din01[26]
din01[27] => mux_16x1_32bit:18.din01[27]
din01[28] => mux_16x1_32bit:18.din01[28]
din01[29] => mux_16x1_32bit:18.din01[29]
din01[30] => mux_16x1_32bit:18.din01[30]
din01[31] => mux_16x1_32bit:18.din01[31]
din02[0] => mux_16x1_32bit:18.din02[0]
din02[1] => mux_16x1_32bit:18.din02[1]
din02[2] => mux_16x1_32bit:18.din02[2]
din02[3] => mux_16x1_32bit:18.din02[3]
din02[4] => mux_16x1_32bit:18.din02[4]
din02[5] => mux_16x1_32bit:18.din02[5]
din02[6] => mux_16x1_32bit:18.din02[6]
din02[7] => mux_16x1_32bit:18.din02[7]
din02[8] => mux_16x1_32bit:18.din02[8]
din02[9] => mux_16x1_32bit:18.din02[9]
din02[10] => mux_16x1_32bit:18.din02[10]
din02[11] => mux_16x1_32bit:18.din02[11]
din02[12] => mux_16x1_32bit:18.din02[12]
din02[13] => mux_16x1_32bit:18.din02[13]
din02[14] => mux_16x1_32bit:18.din02[14]
din02[15] => mux_16x1_32bit:18.din02[15]
din02[16] => mux_16x1_32bit:18.din02[16]
din02[17] => mux_16x1_32bit:18.din02[17]
din02[18] => mux_16x1_32bit:18.din02[18]
din02[19] => mux_16x1_32bit:18.din02[19]
din02[20] => mux_16x1_32bit:18.din02[20]
din02[21] => mux_16x1_32bit:18.din02[21]
din02[22] => mux_16x1_32bit:18.din02[22]
din02[23] => mux_16x1_32bit:18.din02[23]
din02[24] => mux_16x1_32bit:18.din02[24]
din02[25] => mux_16x1_32bit:18.din02[25]
din02[26] => mux_16x1_32bit:18.din02[26]
din02[27] => mux_16x1_32bit:18.din02[27]
din02[28] => mux_16x1_32bit:18.din02[28]
din02[29] => mux_16x1_32bit:18.din02[29]
din02[30] => mux_16x1_32bit:18.din02[30]
din02[31] => mux_16x1_32bit:18.din02[31]
din03[0] => mux_16x1_32bit:18.din03[0]
din03[1] => mux_16x1_32bit:18.din03[1]
din03[2] => mux_16x1_32bit:18.din03[2]
din03[3] => mux_16x1_32bit:18.din03[3]
din03[4] => mux_16x1_32bit:18.din03[4]
din03[5] => mux_16x1_32bit:18.din03[5]
din03[6] => mux_16x1_32bit:18.din03[6]
din03[7] => mux_16x1_32bit:18.din03[7]
din03[8] => mux_16x1_32bit:18.din03[8]
din03[9] => mux_16x1_32bit:18.din03[9]
din03[10] => mux_16x1_32bit:18.din03[10]
din03[11] => mux_16x1_32bit:18.din03[11]
din03[12] => mux_16x1_32bit:18.din03[12]
din03[13] => mux_16x1_32bit:18.din03[13]
din03[14] => mux_16x1_32bit:18.din03[14]
din03[15] => mux_16x1_32bit:18.din03[15]
din03[16] => mux_16x1_32bit:18.din03[16]
din03[17] => mux_16x1_32bit:18.din03[17]
din03[18] => mux_16x1_32bit:18.din03[18]
din03[19] => mux_16x1_32bit:18.din03[19]
din03[20] => mux_16x1_32bit:18.din03[20]
din03[21] => mux_16x1_32bit:18.din03[21]
din03[22] => mux_16x1_32bit:18.din03[22]
din03[23] => mux_16x1_32bit:18.din03[23]
din03[24] => mux_16x1_32bit:18.din03[24]
din03[25] => mux_16x1_32bit:18.din03[25]
din03[26] => mux_16x1_32bit:18.din03[26]
din03[27] => mux_16x1_32bit:18.din03[27]
din03[28] => mux_16x1_32bit:18.din03[28]
din03[29] => mux_16x1_32bit:18.din03[29]
din03[30] => mux_16x1_32bit:18.din03[30]
din03[31] => mux_16x1_32bit:18.din03[31]
din04[0] => mux_16x1_32bit:18.din04[0]
din04[1] => mux_16x1_32bit:18.din04[1]
din04[2] => mux_16x1_32bit:18.din04[2]
din04[3] => mux_16x1_32bit:18.din04[3]
din04[4] => mux_16x1_32bit:18.din04[4]
din04[5] => mux_16x1_32bit:18.din04[5]
din04[6] => mux_16x1_32bit:18.din04[6]
din04[7] => mux_16x1_32bit:18.din04[7]
din04[8] => mux_16x1_32bit:18.din04[8]
din04[9] => mux_16x1_32bit:18.din04[9]
din04[10] => mux_16x1_32bit:18.din04[10]
din04[11] => mux_16x1_32bit:18.din04[11]
din04[12] => mux_16x1_32bit:18.din04[12]
din04[13] => mux_16x1_32bit:18.din04[13]
din04[14] => mux_16x1_32bit:18.din04[14]
din04[15] => mux_16x1_32bit:18.din04[15]
din04[16] => mux_16x1_32bit:18.din04[16]
din04[17] => mux_16x1_32bit:18.din04[17]
din04[18] => mux_16x1_32bit:18.din04[18]
din04[19] => mux_16x1_32bit:18.din04[19]
din04[20] => mux_16x1_32bit:18.din04[20]
din04[21] => mux_16x1_32bit:18.din04[21]
din04[22] => mux_16x1_32bit:18.din04[22]
din04[23] => mux_16x1_32bit:18.din04[23]
din04[24] => mux_16x1_32bit:18.din04[24]
din04[25] => mux_16x1_32bit:18.din04[25]
din04[26] => mux_16x1_32bit:18.din04[26]
din04[27] => mux_16x1_32bit:18.din04[27]
din04[28] => mux_16x1_32bit:18.din04[28]
din04[29] => mux_16x1_32bit:18.din04[29]
din04[30] => mux_16x1_32bit:18.din04[30]
din04[31] => mux_16x1_32bit:18.din04[31]
din05[0] => mux_16x1_32bit:18.din05[0]
din05[1] => mux_16x1_32bit:18.din05[1]
din05[2] => mux_16x1_32bit:18.din05[2]
din05[3] => mux_16x1_32bit:18.din05[3]
din05[4] => mux_16x1_32bit:18.din05[4]
din05[5] => mux_16x1_32bit:18.din05[5]
din05[6] => mux_16x1_32bit:18.din05[6]
din05[7] => mux_16x1_32bit:18.din05[7]
din05[8] => mux_16x1_32bit:18.din05[8]
din05[9] => mux_16x1_32bit:18.din05[9]
din05[10] => mux_16x1_32bit:18.din05[10]
din05[11] => mux_16x1_32bit:18.din05[11]
din05[12] => mux_16x1_32bit:18.din05[12]
din05[13] => mux_16x1_32bit:18.din05[13]
din05[14] => mux_16x1_32bit:18.din05[14]
din05[15] => mux_16x1_32bit:18.din05[15]
din05[16] => mux_16x1_32bit:18.din05[16]
din05[17] => mux_16x1_32bit:18.din05[17]
din05[18] => mux_16x1_32bit:18.din05[18]
din05[19] => mux_16x1_32bit:18.din05[19]
din05[20] => mux_16x1_32bit:18.din05[20]
din05[21] => mux_16x1_32bit:18.din05[21]
din05[22] => mux_16x1_32bit:18.din05[22]
din05[23] => mux_16x1_32bit:18.din05[23]
din05[24] => mux_16x1_32bit:18.din05[24]
din05[25] => mux_16x1_32bit:18.din05[25]
din05[26] => mux_16x1_32bit:18.din05[26]
din05[27] => mux_16x1_32bit:18.din05[27]
din05[28] => mux_16x1_32bit:18.din05[28]
din05[29] => mux_16x1_32bit:18.din05[29]
din05[30] => mux_16x1_32bit:18.din05[30]
din05[31] => mux_16x1_32bit:18.din05[31]
din06[0] => mux_16x1_32bit:18.din06[0]
din06[1] => mux_16x1_32bit:18.din06[1]
din06[2] => mux_16x1_32bit:18.din06[2]
din06[3] => mux_16x1_32bit:18.din06[3]
din06[4] => mux_16x1_32bit:18.din06[4]
din06[5] => mux_16x1_32bit:18.din06[5]
din06[6] => mux_16x1_32bit:18.din06[6]
din06[7] => mux_16x1_32bit:18.din06[7]
din06[8] => mux_16x1_32bit:18.din06[8]
din06[9] => mux_16x1_32bit:18.din06[9]
din06[10] => mux_16x1_32bit:18.din06[10]
din06[11] => mux_16x1_32bit:18.din06[11]
din06[12] => mux_16x1_32bit:18.din06[12]
din06[13] => mux_16x1_32bit:18.din06[13]
din06[14] => mux_16x1_32bit:18.din06[14]
din06[15] => mux_16x1_32bit:18.din06[15]
din06[16] => mux_16x1_32bit:18.din06[16]
din06[17] => mux_16x1_32bit:18.din06[17]
din06[18] => mux_16x1_32bit:18.din06[18]
din06[19] => mux_16x1_32bit:18.din06[19]
din06[20] => mux_16x1_32bit:18.din06[20]
din06[21] => mux_16x1_32bit:18.din06[21]
din06[22] => mux_16x1_32bit:18.din06[22]
din06[23] => mux_16x1_32bit:18.din06[23]
din06[24] => mux_16x1_32bit:18.din06[24]
din06[25] => mux_16x1_32bit:18.din06[25]
din06[26] => mux_16x1_32bit:18.din06[26]
din06[27] => mux_16x1_32bit:18.din06[27]
din06[28] => mux_16x1_32bit:18.din06[28]
din06[29] => mux_16x1_32bit:18.din06[29]
din06[30] => mux_16x1_32bit:18.din06[30]
din06[31] => mux_16x1_32bit:18.din06[31]
din07[0] => mux_16x1_32bit:18.din07[0]
din07[1] => mux_16x1_32bit:18.din07[1]
din07[2] => mux_16x1_32bit:18.din07[2]
din07[3] => mux_16x1_32bit:18.din07[3]
din07[4] => mux_16x1_32bit:18.din07[4]
din07[5] => mux_16x1_32bit:18.din07[5]
din07[6] => mux_16x1_32bit:18.din07[6]
din07[7] => mux_16x1_32bit:18.din07[7]
din07[8] => mux_16x1_32bit:18.din07[8]
din07[9] => mux_16x1_32bit:18.din07[9]
din07[10] => mux_16x1_32bit:18.din07[10]
din07[11] => mux_16x1_32bit:18.din07[11]
din07[12] => mux_16x1_32bit:18.din07[12]
din07[13] => mux_16x1_32bit:18.din07[13]
din07[14] => mux_16x1_32bit:18.din07[14]
din07[15] => mux_16x1_32bit:18.din07[15]
din07[16] => mux_16x1_32bit:18.din07[16]
din07[17] => mux_16x1_32bit:18.din07[17]
din07[18] => mux_16x1_32bit:18.din07[18]
din07[19] => mux_16x1_32bit:18.din07[19]
din07[20] => mux_16x1_32bit:18.din07[20]
din07[21] => mux_16x1_32bit:18.din07[21]
din07[22] => mux_16x1_32bit:18.din07[22]
din07[23] => mux_16x1_32bit:18.din07[23]
din07[24] => mux_16x1_32bit:18.din07[24]
din07[25] => mux_16x1_32bit:18.din07[25]
din07[26] => mux_16x1_32bit:18.din07[26]
din07[27] => mux_16x1_32bit:18.din07[27]
din07[28] => mux_16x1_32bit:18.din07[28]
din07[29] => mux_16x1_32bit:18.din07[29]
din07[30] => mux_16x1_32bit:18.din07[30]
din07[31] => mux_16x1_32bit:18.din07[31]
din08[0] => mux_16x1_32bit:18.din08[0]
din08[1] => mux_16x1_32bit:18.din08[1]
din08[2] => mux_16x1_32bit:18.din08[2]
din08[3] => mux_16x1_32bit:18.din08[3]
din08[4] => mux_16x1_32bit:18.din08[4]
din08[5] => mux_16x1_32bit:18.din08[5]
din08[6] => mux_16x1_32bit:18.din08[6]
din08[7] => mux_16x1_32bit:18.din08[7]
din08[8] => mux_16x1_32bit:18.din08[8]
din08[9] => mux_16x1_32bit:18.din08[9]
din08[10] => mux_16x1_32bit:18.din08[10]
din08[11] => mux_16x1_32bit:18.din08[11]
din08[12] => mux_16x1_32bit:18.din08[12]
din08[13] => mux_16x1_32bit:18.din08[13]
din08[14] => mux_16x1_32bit:18.din08[14]
din08[15] => mux_16x1_32bit:18.din08[15]
din08[16] => mux_16x1_32bit:18.din08[16]
din08[17] => mux_16x1_32bit:18.din08[17]
din08[18] => mux_16x1_32bit:18.din08[18]
din08[19] => mux_16x1_32bit:18.din08[19]
din08[20] => mux_16x1_32bit:18.din08[20]
din08[21] => mux_16x1_32bit:18.din08[21]
din08[22] => mux_16x1_32bit:18.din08[22]
din08[23] => mux_16x1_32bit:18.din08[23]
din08[24] => mux_16x1_32bit:18.din08[24]
din08[25] => mux_16x1_32bit:18.din08[25]
din08[26] => mux_16x1_32bit:18.din08[26]
din08[27] => mux_16x1_32bit:18.din08[27]
din08[28] => mux_16x1_32bit:18.din08[28]
din08[29] => mux_16x1_32bit:18.din08[29]
din08[30] => mux_16x1_32bit:18.din08[30]
din08[31] => mux_16x1_32bit:18.din08[31]
din09[0] => mux_16x1_32bit:18.din09[0]
din09[1] => mux_16x1_32bit:18.din09[1]
din09[2] => mux_16x1_32bit:18.din09[2]
din09[3] => mux_16x1_32bit:18.din09[3]
din09[4] => mux_16x1_32bit:18.din09[4]
din09[5] => mux_16x1_32bit:18.din09[5]
din09[6] => mux_16x1_32bit:18.din09[6]
din09[7] => mux_16x1_32bit:18.din09[7]
din09[8] => mux_16x1_32bit:18.din09[8]
din09[9] => mux_16x1_32bit:18.din09[9]
din09[10] => mux_16x1_32bit:18.din09[10]
din09[11] => mux_16x1_32bit:18.din09[11]
din09[12] => mux_16x1_32bit:18.din09[12]
din09[13] => mux_16x1_32bit:18.din09[13]
din09[14] => mux_16x1_32bit:18.din09[14]
din09[15] => mux_16x1_32bit:18.din09[15]
din09[16] => mux_16x1_32bit:18.din09[16]
din09[17] => mux_16x1_32bit:18.din09[17]
din09[18] => mux_16x1_32bit:18.din09[18]
din09[19] => mux_16x1_32bit:18.din09[19]
din09[20] => mux_16x1_32bit:18.din09[20]
din09[21] => mux_16x1_32bit:18.din09[21]
din09[22] => mux_16x1_32bit:18.din09[22]
din09[23] => mux_16x1_32bit:18.din09[23]
din09[24] => mux_16x1_32bit:18.din09[24]
din09[25] => mux_16x1_32bit:18.din09[25]
din09[26] => mux_16x1_32bit:18.din09[26]
din09[27] => mux_16x1_32bit:18.din09[27]
din09[28] => mux_16x1_32bit:18.din09[28]
din09[29] => mux_16x1_32bit:18.din09[29]
din09[30] => mux_16x1_32bit:18.din09[30]
din09[31] => mux_16x1_32bit:18.din09[31]
din10[0] => mux_16x1_32bit:18.din10[0]
din10[1] => mux_16x1_32bit:18.din10[1]
din10[2] => mux_16x1_32bit:18.din10[2]
din10[3] => mux_16x1_32bit:18.din10[3]
din10[4] => mux_16x1_32bit:18.din10[4]
din10[5] => mux_16x1_32bit:18.din10[5]
din10[6] => mux_16x1_32bit:18.din10[6]
din10[7] => mux_16x1_32bit:18.din10[7]
din10[8] => mux_16x1_32bit:18.din10[8]
din10[9] => mux_16x1_32bit:18.din10[9]
din10[10] => mux_16x1_32bit:18.din10[10]
din10[11] => mux_16x1_32bit:18.din10[11]
din10[12] => mux_16x1_32bit:18.din10[12]
din10[13] => mux_16x1_32bit:18.din10[13]
din10[14] => mux_16x1_32bit:18.din10[14]
din10[15] => mux_16x1_32bit:18.din10[15]
din10[16] => mux_16x1_32bit:18.din10[16]
din10[17] => mux_16x1_32bit:18.din10[17]
din10[18] => mux_16x1_32bit:18.din10[18]
din10[19] => mux_16x1_32bit:18.din10[19]
din10[20] => mux_16x1_32bit:18.din10[20]
din10[21] => mux_16x1_32bit:18.din10[21]
din10[22] => mux_16x1_32bit:18.din10[22]
din10[23] => mux_16x1_32bit:18.din10[23]
din10[24] => mux_16x1_32bit:18.din10[24]
din10[25] => mux_16x1_32bit:18.din10[25]
din10[26] => mux_16x1_32bit:18.din10[26]
din10[27] => mux_16x1_32bit:18.din10[27]
din10[28] => mux_16x1_32bit:18.din10[28]
din10[29] => mux_16x1_32bit:18.din10[29]
din10[30] => mux_16x1_32bit:18.din10[30]
din10[31] => mux_16x1_32bit:18.din10[31]
din11[0] => mux_16x1_32bit:18.din11[0]
din11[1] => mux_16x1_32bit:18.din11[1]
din11[2] => mux_16x1_32bit:18.din11[2]
din11[3] => mux_16x1_32bit:18.din11[3]
din11[4] => mux_16x1_32bit:18.din11[4]
din11[5] => mux_16x1_32bit:18.din11[5]
din11[6] => mux_16x1_32bit:18.din11[6]
din11[7] => mux_16x1_32bit:18.din11[7]
din11[8] => mux_16x1_32bit:18.din11[8]
din11[9] => mux_16x1_32bit:18.din11[9]
din11[10] => mux_16x1_32bit:18.din11[10]
din11[11] => mux_16x1_32bit:18.din11[11]
din11[12] => mux_16x1_32bit:18.din11[12]
din11[13] => mux_16x1_32bit:18.din11[13]
din11[14] => mux_16x1_32bit:18.din11[14]
din11[15] => mux_16x1_32bit:18.din11[15]
din11[16] => mux_16x1_32bit:18.din11[16]
din11[17] => mux_16x1_32bit:18.din11[17]
din11[18] => mux_16x1_32bit:18.din11[18]
din11[19] => mux_16x1_32bit:18.din11[19]
din11[20] => mux_16x1_32bit:18.din11[20]
din11[21] => mux_16x1_32bit:18.din11[21]
din11[22] => mux_16x1_32bit:18.din11[22]
din11[23] => mux_16x1_32bit:18.din11[23]
din11[24] => mux_16x1_32bit:18.din11[24]
din11[25] => mux_16x1_32bit:18.din11[25]
din11[26] => mux_16x1_32bit:18.din11[26]
din11[27] => mux_16x1_32bit:18.din11[27]
din11[28] => mux_16x1_32bit:18.din11[28]
din11[29] => mux_16x1_32bit:18.din11[29]
din11[30] => mux_16x1_32bit:18.din11[30]
din11[31] => mux_16x1_32bit:18.din11[31]
din12[0] => mux_16x1_32bit:18.din12[0]
din12[1] => mux_16x1_32bit:18.din12[1]
din12[2] => mux_16x1_32bit:18.din12[2]
din12[3] => mux_16x1_32bit:18.din12[3]
din12[4] => mux_16x1_32bit:18.din12[4]
din12[5] => mux_16x1_32bit:18.din12[5]
din12[6] => mux_16x1_32bit:18.din12[6]
din12[7] => mux_16x1_32bit:18.din12[7]
din12[8] => mux_16x1_32bit:18.din12[8]
din12[9] => mux_16x1_32bit:18.din12[9]
din12[10] => mux_16x1_32bit:18.din12[10]
din12[11] => mux_16x1_32bit:18.din12[11]
din12[12] => mux_16x1_32bit:18.din12[12]
din12[13] => mux_16x1_32bit:18.din12[13]
din12[14] => mux_16x1_32bit:18.din12[14]
din12[15] => mux_16x1_32bit:18.din12[15]
din12[16] => mux_16x1_32bit:18.din12[16]
din12[17] => mux_16x1_32bit:18.din12[17]
din12[18] => mux_16x1_32bit:18.din12[18]
din12[19] => mux_16x1_32bit:18.din12[19]
din12[20] => mux_16x1_32bit:18.din12[20]
din12[21] => mux_16x1_32bit:18.din12[21]
din12[22] => mux_16x1_32bit:18.din12[22]
din12[23] => mux_16x1_32bit:18.din12[23]
din12[24] => mux_16x1_32bit:18.din12[24]
din12[25] => mux_16x1_32bit:18.din12[25]
din12[26] => mux_16x1_32bit:18.din12[26]
din12[27] => mux_16x1_32bit:18.din12[27]
din12[28] => mux_16x1_32bit:18.din12[28]
din12[29] => mux_16x1_32bit:18.din12[29]
din12[30] => mux_16x1_32bit:18.din12[30]
din12[31] => mux_16x1_32bit:18.din12[31]
din13[0] => mux_16x1_32bit:18.din13[0]
din13[1] => mux_16x1_32bit:18.din13[1]
din13[2] => mux_16x1_32bit:18.din13[2]
din13[3] => mux_16x1_32bit:18.din13[3]
din13[4] => mux_16x1_32bit:18.din13[4]
din13[5] => mux_16x1_32bit:18.din13[5]
din13[6] => mux_16x1_32bit:18.din13[6]
din13[7] => mux_16x1_32bit:18.din13[7]
din13[8] => mux_16x1_32bit:18.din13[8]
din13[9] => mux_16x1_32bit:18.din13[9]
din13[10] => mux_16x1_32bit:18.din13[10]
din13[11] => mux_16x1_32bit:18.din13[11]
din13[12] => mux_16x1_32bit:18.din13[12]
din13[13] => mux_16x1_32bit:18.din13[13]
din13[14] => mux_16x1_32bit:18.din13[14]
din13[15] => mux_16x1_32bit:18.din13[15]
din13[16] => mux_16x1_32bit:18.din13[16]
din13[17] => mux_16x1_32bit:18.din13[17]
din13[18] => mux_16x1_32bit:18.din13[18]
din13[19] => mux_16x1_32bit:18.din13[19]
din13[20] => mux_16x1_32bit:18.din13[20]
din13[21] => mux_16x1_32bit:18.din13[21]
din13[22] => mux_16x1_32bit:18.din13[22]
din13[23] => mux_16x1_32bit:18.din13[23]
din13[24] => mux_16x1_32bit:18.din13[24]
din13[25] => mux_16x1_32bit:18.din13[25]
din13[26] => mux_16x1_32bit:18.din13[26]
din13[27] => mux_16x1_32bit:18.din13[27]
din13[28] => mux_16x1_32bit:18.din13[28]
din13[29] => mux_16x1_32bit:18.din13[29]
din13[30] => mux_16x1_32bit:18.din13[30]
din13[31] => mux_16x1_32bit:18.din13[31]
din14[0] => mux_16x1_32bit:18.din14[0]
din14[1] => mux_16x1_32bit:18.din14[1]
din14[2] => mux_16x1_32bit:18.din14[2]
din14[3] => mux_16x1_32bit:18.din14[3]
din14[4] => mux_16x1_32bit:18.din14[4]
din14[5] => mux_16x1_32bit:18.din14[5]
din14[6] => mux_16x1_32bit:18.din14[6]
din14[7] => mux_16x1_32bit:18.din14[7]
din14[8] => mux_16x1_32bit:18.din14[8]
din14[9] => mux_16x1_32bit:18.din14[9]
din14[10] => mux_16x1_32bit:18.din14[10]
din14[11] => mux_16x1_32bit:18.din14[11]
din14[12] => mux_16x1_32bit:18.din14[12]
din14[13] => mux_16x1_32bit:18.din14[13]
din14[14] => mux_16x1_32bit:18.din14[14]
din14[15] => mux_16x1_32bit:18.din14[15]
din14[16] => mux_16x1_32bit:18.din14[16]
din14[17] => mux_16x1_32bit:18.din14[17]
din14[18] => mux_16x1_32bit:18.din14[18]
din14[19] => mux_16x1_32bit:18.din14[19]
din14[20] => mux_16x1_32bit:18.din14[20]
din14[21] => mux_16x1_32bit:18.din14[21]
din14[22] => mux_16x1_32bit:18.din14[22]
din14[23] => mux_16x1_32bit:18.din14[23]
din14[24] => mux_16x1_32bit:18.din14[24]
din14[25] => mux_16x1_32bit:18.din14[25]
din14[26] => mux_16x1_32bit:18.din14[26]
din14[27] => mux_16x1_32bit:18.din14[27]
din14[28] => mux_16x1_32bit:18.din14[28]
din14[29] => mux_16x1_32bit:18.din14[29]
din14[30] => mux_16x1_32bit:18.din14[30]
din14[31] => mux_16x1_32bit:18.din14[31]
din15[0] => mux_16x1_32bit:18.din15[0]
din15[1] => mux_16x1_32bit:18.din15[1]
din15[2] => mux_16x1_32bit:18.din15[2]
din15[3] => mux_16x1_32bit:18.din15[3]
din15[4] => mux_16x1_32bit:18.din15[4]
din15[5] => mux_16x1_32bit:18.din15[5]
din15[6] => mux_16x1_32bit:18.din15[6]
din15[7] => mux_16x1_32bit:18.din15[7]
din15[8] => mux_16x1_32bit:18.din15[8]
din15[9] => mux_16x1_32bit:18.din15[9]
din15[10] => mux_16x1_32bit:18.din15[10]
din15[11] => mux_16x1_32bit:18.din15[11]
din15[12] => mux_16x1_32bit:18.din15[12]
din15[13] => mux_16x1_32bit:18.din15[13]
din15[14] => mux_16x1_32bit:18.din15[14]
din15[15] => mux_16x1_32bit:18.din15[15]
din15[16] => mux_16x1_32bit:18.din15[16]
din15[17] => mux_16x1_32bit:18.din15[17]
din15[18] => mux_16x1_32bit:18.din15[18]
din15[19] => mux_16x1_32bit:18.din15[19]
din15[20] => mux_16x1_32bit:18.din15[20]
din15[21] => mux_16x1_32bit:18.din15[21]
din15[22] => mux_16x1_32bit:18.din15[22]
din15[23] => mux_16x1_32bit:18.din15[23]
din15[24] => mux_16x1_32bit:18.din15[24]
din15[25] => mux_16x1_32bit:18.din15[25]
din15[26] => mux_16x1_32bit:18.din15[26]
din15[27] => mux_16x1_32bit:18.din15[27]
din15[28] => mux_16x1_32bit:18.din15[28]
din15[29] => mux_16x1_32bit:18.din15[29]
din15[30] => mux_16x1_32bit:18.din15[30]
din15[31] => mux_16x1_32bit:18.din15[31]
din16[0] => mux_16x1_32bit:19.din00[0]
din16[1] => mux_16x1_32bit:19.din00[1]
din16[2] => mux_16x1_32bit:19.din00[2]
din16[3] => mux_16x1_32bit:19.din00[3]
din16[4] => mux_16x1_32bit:19.din00[4]
din16[5] => mux_16x1_32bit:19.din00[5]
din16[6] => mux_16x1_32bit:19.din00[6]
din16[7] => mux_16x1_32bit:19.din00[7]
din16[8] => mux_16x1_32bit:19.din00[8]
din16[9] => mux_16x1_32bit:19.din00[9]
din16[10] => mux_16x1_32bit:19.din00[10]
din16[11] => mux_16x1_32bit:19.din00[11]
din16[12] => mux_16x1_32bit:19.din00[12]
din16[13] => mux_16x1_32bit:19.din00[13]
din16[14] => mux_16x1_32bit:19.din00[14]
din16[15] => mux_16x1_32bit:19.din00[15]
din16[16] => mux_16x1_32bit:19.din00[16]
din16[17] => mux_16x1_32bit:19.din00[17]
din16[18] => mux_16x1_32bit:19.din00[18]
din16[19] => mux_16x1_32bit:19.din00[19]
din16[20] => mux_16x1_32bit:19.din00[20]
din16[21] => mux_16x1_32bit:19.din00[21]
din16[22] => mux_16x1_32bit:19.din00[22]
din16[23] => mux_16x1_32bit:19.din00[23]
din16[24] => mux_16x1_32bit:19.din00[24]
din16[25] => mux_16x1_32bit:19.din00[25]
din16[26] => mux_16x1_32bit:19.din00[26]
din16[27] => mux_16x1_32bit:19.din00[27]
din16[28] => mux_16x1_32bit:19.din00[28]
din16[29] => mux_16x1_32bit:19.din00[29]
din16[30] => mux_16x1_32bit:19.din00[30]
din16[31] => mux_16x1_32bit:19.din00[31]
din17[0] => mux_16x1_32bit:19.din01[0]
din17[1] => mux_16x1_32bit:19.din01[1]
din17[2] => mux_16x1_32bit:19.din01[2]
din17[3] => mux_16x1_32bit:19.din01[3]
din17[4] => mux_16x1_32bit:19.din01[4]
din17[5] => mux_16x1_32bit:19.din01[5]
din17[6] => mux_16x1_32bit:19.din01[6]
din17[7] => mux_16x1_32bit:19.din01[7]
din17[8] => mux_16x1_32bit:19.din01[8]
din17[9] => mux_16x1_32bit:19.din01[9]
din17[10] => mux_16x1_32bit:19.din01[10]
din17[11] => mux_16x1_32bit:19.din01[11]
din17[12] => mux_16x1_32bit:19.din01[12]
din17[13] => mux_16x1_32bit:19.din01[13]
din17[14] => mux_16x1_32bit:19.din01[14]
din17[15] => mux_16x1_32bit:19.din01[15]
din17[16] => mux_16x1_32bit:19.din01[16]
din17[17] => mux_16x1_32bit:19.din01[17]
din17[18] => mux_16x1_32bit:19.din01[18]
din17[19] => mux_16x1_32bit:19.din01[19]
din17[20] => mux_16x1_32bit:19.din01[20]
din17[21] => mux_16x1_32bit:19.din01[21]
din17[22] => mux_16x1_32bit:19.din01[22]
din17[23] => mux_16x1_32bit:19.din01[23]
din17[24] => mux_16x1_32bit:19.din01[24]
din17[25] => mux_16x1_32bit:19.din01[25]
din17[26] => mux_16x1_32bit:19.din01[26]
din17[27] => mux_16x1_32bit:19.din01[27]
din17[28] => mux_16x1_32bit:19.din01[28]
din17[29] => mux_16x1_32bit:19.din01[29]
din17[30] => mux_16x1_32bit:19.din01[30]
din17[31] => mux_16x1_32bit:19.din01[31]
din18[0] => mux_16x1_32bit:19.din02[0]
din18[1] => mux_16x1_32bit:19.din02[1]
din18[2] => mux_16x1_32bit:19.din02[2]
din18[3] => mux_16x1_32bit:19.din02[3]
din18[4] => mux_16x1_32bit:19.din02[4]
din18[5] => mux_16x1_32bit:19.din02[5]
din18[6] => mux_16x1_32bit:19.din02[6]
din18[7] => mux_16x1_32bit:19.din02[7]
din18[8] => mux_16x1_32bit:19.din02[8]
din18[9] => mux_16x1_32bit:19.din02[9]
din18[10] => mux_16x1_32bit:19.din02[10]
din18[11] => mux_16x1_32bit:19.din02[11]
din18[12] => mux_16x1_32bit:19.din02[12]
din18[13] => mux_16x1_32bit:19.din02[13]
din18[14] => mux_16x1_32bit:19.din02[14]
din18[15] => mux_16x1_32bit:19.din02[15]
din18[16] => mux_16x1_32bit:19.din02[16]
din18[17] => mux_16x1_32bit:19.din02[17]
din18[18] => mux_16x1_32bit:19.din02[18]
din18[19] => mux_16x1_32bit:19.din02[19]
din18[20] => mux_16x1_32bit:19.din02[20]
din18[21] => mux_16x1_32bit:19.din02[21]
din18[22] => mux_16x1_32bit:19.din02[22]
din18[23] => mux_16x1_32bit:19.din02[23]
din18[24] => mux_16x1_32bit:19.din02[24]
din18[25] => mux_16x1_32bit:19.din02[25]
din18[26] => mux_16x1_32bit:19.din02[26]
din18[27] => mux_16x1_32bit:19.din02[27]
din18[28] => mux_16x1_32bit:19.din02[28]
din18[29] => mux_16x1_32bit:19.din02[29]
din18[30] => mux_16x1_32bit:19.din02[30]
din18[31] => mux_16x1_32bit:19.din02[31]
din19[0] => mux_16x1_32bit:19.din03[0]
din19[1] => mux_16x1_32bit:19.din03[1]
din19[2] => mux_16x1_32bit:19.din03[2]
din19[3] => mux_16x1_32bit:19.din03[3]
din19[4] => mux_16x1_32bit:19.din03[4]
din19[5] => mux_16x1_32bit:19.din03[5]
din19[6] => mux_16x1_32bit:19.din03[6]
din19[7] => mux_16x1_32bit:19.din03[7]
din19[8] => mux_16x1_32bit:19.din03[8]
din19[9] => mux_16x1_32bit:19.din03[9]
din19[10] => mux_16x1_32bit:19.din03[10]
din19[11] => mux_16x1_32bit:19.din03[11]
din19[12] => mux_16x1_32bit:19.din03[12]
din19[13] => mux_16x1_32bit:19.din03[13]
din19[14] => mux_16x1_32bit:19.din03[14]
din19[15] => mux_16x1_32bit:19.din03[15]
din19[16] => mux_16x1_32bit:19.din03[16]
din19[17] => mux_16x1_32bit:19.din03[17]
din19[18] => mux_16x1_32bit:19.din03[18]
din19[19] => mux_16x1_32bit:19.din03[19]
din19[20] => mux_16x1_32bit:19.din03[20]
din19[21] => mux_16x1_32bit:19.din03[21]
din19[22] => mux_16x1_32bit:19.din03[22]
din19[23] => mux_16x1_32bit:19.din03[23]
din19[24] => mux_16x1_32bit:19.din03[24]
din19[25] => mux_16x1_32bit:19.din03[25]
din19[26] => mux_16x1_32bit:19.din03[26]
din19[27] => mux_16x1_32bit:19.din03[27]
din19[28] => mux_16x1_32bit:19.din03[28]
din19[29] => mux_16x1_32bit:19.din03[29]
din19[30] => mux_16x1_32bit:19.din03[30]
din19[31] => mux_16x1_32bit:19.din03[31]
din20[0] => mux_16x1_32bit:19.din04[0]
din20[1] => mux_16x1_32bit:19.din04[1]
din20[2] => mux_16x1_32bit:19.din04[2]
din20[3] => mux_16x1_32bit:19.din04[3]
din20[4] => mux_16x1_32bit:19.din04[4]
din20[5] => mux_16x1_32bit:19.din04[5]
din20[6] => mux_16x1_32bit:19.din04[6]
din20[7] => mux_16x1_32bit:19.din04[7]
din20[8] => mux_16x1_32bit:19.din04[8]
din20[9] => mux_16x1_32bit:19.din04[9]
din20[10] => mux_16x1_32bit:19.din04[10]
din20[11] => mux_16x1_32bit:19.din04[11]
din20[12] => mux_16x1_32bit:19.din04[12]
din20[13] => mux_16x1_32bit:19.din04[13]
din20[14] => mux_16x1_32bit:19.din04[14]
din20[15] => mux_16x1_32bit:19.din04[15]
din20[16] => mux_16x1_32bit:19.din04[16]
din20[17] => mux_16x1_32bit:19.din04[17]
din20[18] => mux_16x1_32bit:19.din04[18]
din20[19] => mux_16x1_32bit:19.din04[19]
din20[20] => mux_16x1_32bit:19.din04[20]
din20[21] => mux_16x1_32bit:19.din04[21]
din20[22] => mux_16x1_32bit:19.din04[22]
din20[23] => mux_16x1_32bit:19.din04[23]
din20[24] => mux_16x1_32bit:19.din04[24]
din20[25] => mux_16x1_32bit:19.din04[25]
din20[26] => mux_16x1_32bit:19.din04[26]
din20[27] => mux_16x1_32bit:19.din04[27]
din20[28] => mux_16x1_32bit:19.din04[28]
din20[29] => mux_16x1_32bit:19.din04[29]
din20[30] => mux_16x1_32bit:19.din04[30]
din20[31] => mux_16x1_32bit:19.din04[31]
din21[0] => mux_16x1_32bit:19.din05[0]
din21[1] => mux_16x1_32bit:19.din05[1]
din21[2] => mux_16x1_32bit:19.din05[2]
din21[3] => mux_16x1_32bit:19.din05[3]
din21[4] => mux_16x1_32bit:19.din05[4]
din21[5] => mux_16x1_32bit:19.din05[5]
din21[6] => mux_16x1_32bit:19.din05[6]
din21[7] => mux_16x1_32bit:19.din05[7]
din21[8] => mux_16x1_32bit:19.din05[8]
din21[9] => mux_16x1_32bit:19.din05[9]
din21[10] => mux_16x1_32bit:19.din05[10]
din21[11] => mux_16x1_32bit:19.din05[11]
din21[12] => mux_16x1_32bit:19.din05[12]
din21[13] => mux_16x1_32bit:19.din05[13]
din21[14] => mux_16x1_32bit:19.din05[14]
din21[15] => mux_16x1_32bit:19.din05[15]
din21[16] => mux_16x1_32bit:19.din05[16]
din21[17] => mux_16x1_32bit:19.din05[17]
din21[18] => mux_16x1_32bit:19.din05[18]
din21[19] => mux_16x1_32bit:19.din05[19]
din21[20] => mux_16x1_32bit:19.din05[20]
din21[21] => mux_16x1_32bit:19.din05[21]
din21[22] => mux_16x1_32bit:19.din05[22]
din21[23] => mux_16x1_32bit:19.din05[23]
din21[24] => mux_16x1_32bit:19.din05[24]
din21[25] => mux_16x1_32bit:19.din05[25]
din21[26] => mux_16x1_32bit:19.din05[26]
din21[27] => mux_16x1_32bit:19.din05[27]
din21[28] => mux_16x1_32bit:19.din05[28]
din21[29] => mux_16x1_32bit:19.din05[29]
din21[30] => mux_16x1_32bit:19.din05[30]
din21[31] => mux_16x1_32bit:19.din05[31]
din22[0] => mux_16x1_32bit:19.din06[0]
din22[1] => mux_16x1_32bit:19.din06[1]
din22[2] => mux_16x1_32bit:19.din06[2]
din22[3] => mux_16x1_32bit:19.din06[3]
din22[4] => mux_16x1_32bit:19.din06[4]
din22[5] => mux_16x1_32bit:19.din06[5]
din22[6] => mux_16x1_32bit:19.din06[6]
din22[7] => mux_16x1_32bit:19.din06[7]
din22[8] => mux_16x1_32bit:19.din06[8]
din22[9] => mux_16x1_32bit:19.din06[9]
din22[10] => mux_16x1_32bit:19.din06[10]
din22[11] => mux_16x1_32bit:19.din06[11]
din22[12] => mux_16x1_32bit:19.din06[12]
din22[13] => mux_16x1_32bit:19.din06[13]
din22[14] => mux_16x1_32bit:19.din06[14]
din22[15] => mux_16x1_32bit:19.din06[15]
din22[16] => mux_16x1_32bit:19.din06[16]
din22[17] => mux_16x1_32bit:19.din06[17]
din22[18] => mux_16x1_32bit:19.din06[18]
din22[19] => mux_16x1_32bit:19.din06[19]
din22[20] => mux_16x1_32bit:19.din06[20]
din22[21] => mux_16x1_32bit:19.din06[21]
din22[22] => mux_16x1_32bit:19.din06[22]
din22[23] => mux_16x1_32bit:19.din06[23]
din22[24] => mux_16x1_32bit:19.din06[24]
din22[25] => mux_16x1_32bit:19.din06[25]
din22[26] => mux_16x1_32bit:19.din06[26]
din22[27] => mux_16x1_32bit:19.din06[27]
din22[28] => mux_16x1_32bit:19.din06[28]
din22[29] => mux_16x1_32bit:19.din06[29]
din22[30] => mux_16x1_32bit:19.din06[30]
din22[31] => mux_16x1_32bit:19.din06[31]
din23[0] => mux_16x1_32bit:19.din07[0]
din23[1] => mux_16x1_32bit:19.din07[1]
din23[2] => mux_16x1_32bit:19.din07[2]
din23[3] => mux_16x1_32bit:19.din07[3]
din23[4] => mux_16x1_32bit:19.din07[4]
din23[5] => mux_16x1_32bit:19.din07[5]
din23[6] => mux_16x1_32bit:19.din07[6]
din23[7] => mux_16x1_32bit:19.din07[7]
din23[8] => mux_16x1_32bit:19.din07[8]
din23[9] => mux_16x1_32bit:19.din07[9]
din23[10] => mux_16x1_32bit:19.din07[10]
din23[11] => mux_16x1_32bit:19.din07[11]
din23[12] => mux_16x1_32bit:19.din07[12]
din23[13] => mux_16x1_32bit:19.din07[13]
din23[14] => mux_16x1_32bit:19.din07[14]
din23[15] => mux_16x1_32bit:19.din07[15]
din23[16] => mux_16x1_32bit:19.din07[16]
din23[17] => mux_16x1_32bit:19.din07[17]
din23[18] => mux_16x1_32bit:19.din07[18]
din23[19] => mux_16x1_32bit:19.din07[19]
din23[20] => mux_16x1_32bit:19.din07[20]
din23[21] => mux_16x1_32bit:19.din07[21]
din23[22] => mux_16x1_32bit:19.din07[22]
din23[23] => mux_16x1_32bit:19.din07[23]
din23[24] => mux_16x1_32bit:19.din07[24]
din23[25] => mux_16x1_32bit:19.din07[25]
din23[26] => mux_16x1_32bit:19.din07[26]
din23[27] => mux_16x1_32bit:19.din07[27]
din23[28] => mux_16x1_32bit:19.din07[28]
din23[29] => mux_16x1_32bit:19.din07[29]
din23[30] => mux_16x1_32bit:19.din07[30]
din23[31] => mux_16x1_32bit:19.din07[31]
din24[0] => mux_16x1_32bit:19.din08[0]
din24[1] => mux_16x1_32bit:19.din08[1]
din24[2] => mux_16x1_32bit:19.din08[2]
din24[3] => mux_16x1_32bit:19.din08[3]
din24[4] => mux_16x1_32bit:19.din08[4]
din24[5] => mux_16x1_32bit:19.din08[5]
din24[6] => mux_16x1_32bit:19.din08[6]
din24[7] => mux_16x1_32bit:19.din08[7]
din24[8] => mux_16x1_32bit:19.din08[8]
din24[9] => mux_16x1_32bit:19.din08[9]
din24[10] => mux_16x1_32bit:19.din08[10]
din24[11] => mux_16x1_32bit:19.din08[11]
din24[12] => mux_16x1_32bit:19.din08[12]
din24[13] => mux_16x1_32bit:19.din08[13]
din24[14] => mux_16x1_32bit:19.din08[14]
din24[15] => mux_16x1_32bit:19.din08[15]
din24[16] => mux_16x1_32bit:19.din08[16]
din24[17] => mux_16x1_32bit:19.din08[17]
din24[18] => mux_16x1_32bit:19.din08[18]
din24[19] => mux_16x1_32bit:19.din08[19]
din24[20] => mux_16x1_32bit:19.din08[20]
din24[21] => mux_16x1_32bit:19.din08[21]
din24[22] => mux_16x1_32bit:19.din08[22]
din24[23] => mux_16x1_32bit:19.din08[23]
din24[24] => mux_16x1_32bit:19.din08[24]
din24[25] => mux_16x1_32bit:19.din08[25]
din24[26] => mux_16x1_32bit:19.din08[26]
din24[27] => mux_16x1_32bit:19.din08[27]
din24[28] => mux_16x1_32bit:19.din08[28]
din24[29] => mux_16x1_32bit:19.din08[29]
din24[30] => mux_16x1_32bit:19.din08[30]
din24[31] => mux_16x1_32bit:19.din08[31]
din25[0] => mux_16x1_32bit:19.din09[0]
din25[1] => mux_16x1_32bit:19.din09[1]
din25[2] => mux_16x1_32bit:19.din09[2]
din25[3] => mux_16x1_32bit:19.din09[3]
din25[4] => mux_16x1_32bit:19.din09[4]
din25[5] => mux_16x1_32bit:19.din09[5]
din25[6] => mux_16x1_32bit:19.din09[6]
din25[7] => mux_16x1_32bit:19.din09[7]
din25[8] => mux_16x1_32bit:19.din09[8]
din25[9] => mux_16x1_32bit:19.din09[9]
din25[10] => mux_16x1_32bit:19.din09[10]
din25[11] => mux_16x1_32bit:19.din09[11]
din25[12] => mux_16x1_32bit:19.din09[12]
din25[13] => mux_16x1_32bit:19.din09[13]
din25[14] => mux_16x1_32bit:19.din09[14]
din25[15] => mux_16x1_32bit:19.din09[15]
din25[16] => mux_16x1_32bit:19.din09[16]
din25[17] => mux_16x1_32bit:19.din09[17]
din25[18] => mux_16x1_32bit:19.din09[18]
din25[19] => mux_16x1_32bit:19.din09[19]
din25[20] => mux_16x1_32bit:19.din09[20]
din25[21] => mux_16x1_32bit:19.din09[21]
din25[22] => mux_16x1_32bit:19.din09[22]
din25[23] => mux_16x1_32bit:19.din09[23]
din25[24] => mux_16x1_32bit:19.din09[24]
din25[25] => mux_16x1_32bit:19.din09[25]
din25[26] => mux_16x1_32bit:19.din09[26]
din25[27] => mux_16x1_32bit:19.din09[27]
din25[28] => mux_16x1_32bit:19.din09[28]
din25[29] => mux_16x1_32bit:19.din09[29]
din25[30] => mux_16x1_32bit:19.din09[30]
din25[31] => mux_16x1_32bit:19.din09[31]
din26[0] => mux_16x1_32bit:19.din10[0]
din26[1] => mux_16x1_32bit:19.din10[1]
din26[2] => mux_16x1_32bit:19.din10[2]
din26[3] => mux_16x1_32bit:19.din10[3]
din26[4] => mux_16x1_32bit:19.din10[4]
din26[5] => mux_16x1_32bit:19.din10[5]
din26[6] => mux_16x1_32bit:19.din10[6]
din26[7] => mux_16x1_32bit:19.din10[7]
din26[8] => mux_16x1_32bit:19.din10[8]
din26[9] => mux_16x1_32bit:19.din10[9]
din26[10] => mux_16x1_32bit:19.din10[10]
din26[11] => mux_16x1_32bit:19.din10[11]
din26[12] => mux_16x1_32bit:19.din10[12]
din26[13] => mux_16x1_32bit:19.din10[13]
din26[14] => mux_16x1_32bit:19.din10[14]
din26[15] => mux_16x1_32bit:19.din10[15]
din26[16] => mux_16x1_32bit:19.din10[16]
din26[17] => mux_16x1_32bit:19.din10[17]
din26[18] => mux_16x1_32bit:19.din10[18]
din26[19] => mux_16x1_32bit:19.din10[19]
din26[20] => mux_16x1_32bit:19.din10[20]
din26[21] => mux_16x1_32bit:19.din10[21]
din26[22] => mux_16x1_32bit:19.din10[22]
din26[23] => mux_16x1_32bit:19.din10[23]
din26[24] => mux_16x1_32bit:19.din10[24]
din26[25] => mux_16x1_32bit:19.din10[25]
din26[26] => mux_16x1_32bit:19.din10[26]
din26[27] => mux_16x1_32bit:19.din10[27]
din26[28] => mux_16x1_32bit:19.din10[28]
din26[29] => mux_16x1_32bit:19.din10[29]
din26[30] => mux_16x1_32bit:19.din10[30]
din26[31] => mux_16x1_32bit:19.din10[31]
din27[0] => mux_16x1_32bit:19.din11[0]
din27[1] => mux_16x1_32bit:19.din11[1]
din27[2] => mux_16x1_32bit:19.din11[2]
din27[3] => mux_16x1_32bit:19.din11[3]
din27[4] => mux_16x1_32bit:19.din11[4]
din27[5] => mux_16x1_32bit:19.din11[5]
din27[6] => mux_16x1_32bit:19.din11[6]
din27[7] => mux_16x1_32bit:19.din11[7]
din27[8] => mux_16x1_32bit:19.din11[8]
din27[9] => mux_16x1_32bit:19.din11[9]
din27[10] => mux_16x1_32bit:19.din11[10]
din27[11] => mux_16x1_32bit:19.din11[11]
din27[12] => mux_16x1_32bit:19.din11[12]
din27[13] => mux_16x1_32bit:19.din11[13]
din27[14] => mux_16x1_32bit:19.din11[14]
din27[15] => mux_16x1_32bit:19.din11[15]
din27[16] => mux_16x1_32bit:19.din11[16]
din27[17] => mux_16x1_32bit:19.din11[17]
din27[18] => mux_16x1_32bit:19.din11[18]
din27[19] => mux_16x1_32bit:19.din11[19]
din27[20] => mux_16x1_32bit:19.din11[20]
din27[21] => mux_16x1_32bit:19.din11[21]
din27[22] => mux_16x1_32bit:19.din11[22]
din27[23] => mux_16x1_32bit:19.din11[23]
din27[24] => mux_16x1_32bit:19.din11[24]
din27[25] => mux_16x1_32bit:19.din11[25]
din27[26] => mux_16x1_32bit:19.din11[26]
din27[27] => mux_16x1_32bit:19.din11[27]
din27[28] => mux_16x1_32bit:19.din11[28]
din27[29] => mux_16x1_32bit:19.din11[29]
din27[30] => mux_16x1_32bit:19.din11[30]
din27[31] => mux_16x1_32bit:19.din11[31]
din28[0] => mux_16x1_32bit:19.din12[0]
din28[1] => mux_16x1_32bit:19.din12[1]
din28[2] => mux_16x1_32bit:19.din12[2]
din28[3] => mux_16x1_32bit:19.din12[3]
din28[4] => mux_16x1_32bit:19.din12[4]
din28[5] => mux_16x1_32bit:19.din12[5]
din28[6] => mux_16x1_32bit:19.din12[6]
din28[7] => mux_16x1_32bit:19.din12[7]
din28[8] => mux_16x1_32bit:19.din12[8]
din28[9] => mux_16x1_32bit:19.din12[9]
din28[10] => mux_16x1_32bit:19.din12[10]
din28[11] => mux_16x1_32bit:19.din12[11]
din28[12] => mux_16x1_32bit:19.din12[12]
din28[13] => mux_16x1_32bit:19.din12[13]
din28[14] => mux_16x1_32bit:19.din12[14]
din28[15] => mux_16x1_32bit:19.din12[15]
din28[16] => mux_16x1_32bit:19.din12[16]
din28[17] => mux_16x1_32bit:19.din12[17]
din28[18] => mux_16x1_32bit:19.din12[18]
din28[19] => mux_16x1_32bit:19.din12[19]
din28[20] => mux_16x1_32bit:19.din12[20]
din28[21] => mux_16x1_32bit:19.din12[21]
din28[22] => mux_16x1_32bit:19.din12[22]
din28[23] => mux_16x1_32bit:19.din12[23]
din28[24] => mux_16x1_32bit:19.din12[24]
din28[25] => mux_16x1_32bit:19.din12[25]
din28[26] => mux_16x1_32bit:19.din12[26]
din28[27] => mux_16x1_32bit:19.din12[27]
din28[28] => mux_16x1_32bit:19.din12[28]
din28[29] => mux_16x1_32bit:19.din12[29]
din28[30] => mux_16x1_32bit:19.din12[30]
din28[31] => mux_16x1_32bit:19.din12[31]
din29[0] => mux_16x1_32bit:19.din13[0]
din29[1] => mux_16x1_32bit:19.din13[1]
din29[2] => mux_16x1_32bit:19.din13[2]
din29[3] => mux_16x1_32bit:19.din13[3]
din29[4] => mux_16x1_32bit:19.din13[4]
din29[5] => mux_16x1_32bit:19.din13[5]
din29[6] => mux_16x1_32bit:19.din13[6]
din29[7] => mux_16x1_32bit:19.din13[7]
din29[8] => mux_16x1_32bit:19.din13[8]
din29[9] => mux_16x1_32bit:19.din13[9]
din29[10] => mux_16x1_32bit:19.din13[10]
din29[11] => mux_16x1_32bit:19.din13[11]
din29[12] => mux_16x1_32bit:19.din13[12]
din29[13] => mux_16x1_32bit:19.din13[13]
din29[14] => mux_16x1_32bit:19.din13[14]
din29[15] => mux_16x1_32bit:19.din13[15]
din29[16] => mux_16x1_32bit:19.din13[16]
din29[17] => mux_16x1_32bit:19.din13[17]
din29[18] => mux_16x1_32bit:19.din13[18]
din29[19] => mux_16x1_32bit:19.din13[19]
din29[20] => mux_16x1_32bit:19.din13[20]
din29[21] => mux_16x1_32bit:19.din13[21]
din29[22] => mux_16x1_32bit:19.din13[22]
din29[23] => mux_16x1_32bit:19.din13[23]
din29[24] => mux_16x1_32bit:19.din13[24]
din29[25] => mux_16x1_32bit:19.din13[25]
din29[26] => mux_16x1_32bit:19.din13[26]
din29[27] => mux_16x1_32bit:19.din13[27]
din29[28] => mux_16x1_32bit:19.din13[28]
din29[29] => mux_16x1_32bit:19.din13[29]
din29[30] => mux_16x1_32bit:19.din13[30]
din29[31] => mux_16x1_32bit:19.din13[31]
din30[0] => mux_16x1_32bit:19.din14[0]
din30[1] => mux_16x1_32bit:19.din14[1]
din30[2] => mux_16x1_32bit:19.din14[2]
din30[3] => mux_16x1_32bit:19.din14[3]
din30[4] => mux_16x1_32bit:19.din14[4]
din30[5] => mux_16x1_32bit:19.din14[5]
din30[6] => mux_16x1_32bit:19.din14[6]
din30[7] => mux_16x1_32bit:19.din14[7]
din30[8] => mux_16x1_32bit:19.din14[8]
din30[9] => mux_16x1_32bit:19.din14[9]
din30[10] => mux_16x1_32bit:19.din14[10]
din30[11] => mux_16x1_32bit:19.din14[11]
din30[12] => mux_16x1_32bit:19.din14[12]
din30[13] => mux_16x1_32bit:19.din14[13]
din30[14] => mux_16x1_32bit:19.din14[14]
din30[15] => mux_16x1_32bit:19.din14[15]
din30[16] => mux_16x1_32bit:19.din14[16]
din30[17] => mux_16x1_32bit:19.din14[17]
din30[18] => mux_16x1_32bit:19.din14[18]
din30[19] => mux_16x1_32bit:19.din14[19]
din30[20] => mux_16x1_32bit:19.din14[20]
din30[21] => mux_16x1_32bit:19.din14[21]
din30[22] => mux_16x1_32bit:19.din14[22]
din30[23] => mux_16x1_32bit:19.din14[23]
din30[24] => mux_16x1_32bit:19.din14[24]
din30[25] => mux_16x1_32bit:19.din14[25]
din30[26] => mux_16x1_32bit:19.din14[26]
din30[27] => mux_16x1_32bit:19.din14[27]
din30[28] => mux_16x1_32bit:19.din14[28]
din30[29] => mux_16x1_32bit:19.din14[29]
din30[30] => mux_16x1_32bit:19.din14[30]
din30[31] => mux_16x1_32bit:19.din14[31]
din31[0] => mux_16x1_32bit:19.din15[0]
din31[1] => mux_16x1_32bit:19.din15[1]
din31[2] => mux_16x1_32bit:19.din15[2]
din31[3] => mux_16x1_32bit:19.din15[3]
din31[4] => mux_16x1_32bit:19.din15[4]
din31[5] => mux_16x1_32bit:19.din15[5]
din31[6] => mux_16x1_32bit:19.din15[6]
din31[7] => mux_16x1_32bit:19.din15[7]
din31[8] => mux_16x1_32bit:19.din15[8]
din31[9] => mux_16x1_32bit:19.din15[9]
din31[10] => mux_16x1_32bit:19.din15[10]
din31[11] => mux_16x1_32bit:19.din15[11]
din31[12] => mux_16x1_32bit:19.din15[12]
din31[13] => mux_16x1_32bit:19.din15[13]
din31[14] => mux_16x1_32bit:19.din15[14]
din31[15] => mux_16x1_32bit:19.din15[15]
din31[16] => mux_16x1_32bit:19.din15[16]
din31[17] => mux_16x1_32bit:19.din15[17]
din31[18] => mux_16x1_32bit:19.din15[18]
din31[19] => mux_16x1_32bit:19.din15[19]
din31[20] => mux_16x1_32bit:19.din15[20]
din31[21] => mux_16x1_32bit:19.din15[21]
din31[22] => mux_16x1_32bit:19.din15[22]
din31[23] => mux_16x1_32bit:19.din15[23]
din31[24] => mux_16x1_32bit:19.din15[24]
din31[25] => mux_16x1_32bit:19.din15[25]
din31[26] => mux_16x1_32bit:19.din15[26]
din31[27] => mux_16x1_32bit:19.din15[27]
din31[28] => mux_16x1_32bit:19.din15[28]
din31[29] => mux_16x1_32bit:19.din15[29]
din31[30] => mux_16x1_32bit:19.din15[30]
din31[31] => mux_16x1_32bit:19.din15[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18
dout[0] <= mux_4x1_32bit:32.S[0]
dout[1] <= mux_4x1_32bit:32.S[1]
dout[2] <= mux_4x1_32bit:32.S[2]
dout[3] <= mux_4x1_32bit:32.S[3]
dout[4] <= mux_4x1_32bit:32.S[4]
dout[5] <= mux_4x1_32bit:32.S[5]
dout[6] <= mux_4x1_32bit:32.S[6]
dout[7] <= mux_4x1_32bit:32.S[7]
dout[8] <= mux_4x1_32bit:32.S[8]
dout[9] <= mux_4x1_32bit:32.S[9]
dout[10] <= mux_4x1_32bit:32.S[10]
dout[11] <= mux_4x1_32bit:32.S[11]
dout[12] <= mux_4x1_32bit:32.S[12]
dout[13] <= mux_4x1_32bit:32.S[13]
dout[14] <= mux_4x1_32bit:32.S[14]
dout[15] <= mux_4x1_32bit:32.S[15]
dout[16] <= mux_4x1_32bit:32.S[16]
dout[17] <= mux_4x1_32bit:32.S[17]
dout[18] <= mux_4x1_32bit:32.S[18]
dout[19] <= mux_4x1_32bit:32.S[19]
dout[20] <= mux_4x1_32bit:32.S[20]
dout[21] <= mux_4x1_32bit:32.S[21]
dout[22] <= mux_4x1_32bit:32.S[22]
dout[23] <= mux_4x1_32bit:32.S[23]
dout[24] <= mux_4x1_32bit:32.S[24]
dout[25] <= mux_4x1_32bit:32.S[25]
dout[26] <= mux_4x1_32bit:32.S[26]
dout[27] <= mux_4x1_32bit:32.S[27]
dout[28] <= mux_4x1_32bit:32.S[28]
dout[29] <= mux_4x1_32bit:32.S[29]
dout[30] <= mux_4x1_32bit:32.S[30]
dout[31] <= mux_4x1_32bit:32.S[31]
din00[0] => mux_4x1_32bit:28.A[0]
din00[1] => mux_4x1_32bit:28.A[1]
din00[2] => mux_4x1_32bit:28.A[2]
din00[3] => mux_4x1_32bit:28.A[3]
din00[4] => mux_4x1_32bit:28.A[4]
din00[5] => mux_4x1_32bit:28.A[5]
din00[6] => mux_4x1_32bit:28.A[6]
din00[7] => mux_4x1_32bit:28.A[7]
din00[8] => mux_4x1_32bit:28.A[8]
din00[9] => mux_4x1_32bit:28.A[9]
din00[10] => mux_4x1_32bit:28.A[10]
din00[11] => mux_4x1_32bit:28.A[11]
din00[12] => mux_4x1_32bit:28.A[12]
din00[13] => mux_4x1_32bit:28.A[13]
din00[14] => mux_4x1_32bit:28.A[14]
din00[15] => mux_4x1_32bit:28.A[15]
din00[16] => mux_4x1_32bit:28.A[16]
din00[17] => mux_4x1_32bit:28.A[17]
din00[18] => mux_4x1_32bit:28.A[18]
din00[19] => mux_4x1_32bit:28.A[19]
din00[20] => mux_4x1_32bit:28.A[20]
din00[21] => mux_4x1_32bit:28.A[21]
din00[22] => mux_4x1_32bit:28.A[22]
din00[23] => mux_4x1_32bit:28.A[23]
din00[24] => mux_4x1_32bit:28.A[24]
din00[25] => mux_4x1_32bit:28.A[25]
din00[26] => mux_4x1_32bit:28.A[26]
din00[27] => mux_4x1_32bit:28.A[27]
din00[28] => mux_4x1_32bit:28.A[28]
din00[29] => mux_4x1_32bit:28.A[29]
din00[30] => mux_4x1_32bit:28.A[30]
din00[31] => mux_4x1_32bit:28.A[31]
din01[0] => mux_4x1_32bit:28.B[0]
din01[1] => mux_4x1_32bit:28.B[1]
din01[2] => mux_4x1_32bit:28.B[2]
din01[3] => mux_4x1_32bit:28.B[3]
din01[4] => mux_4x1_32bit:28.B[4]
din01[5] => mux_4x1_32bit:28.B[5]
din01[6] => mux_4x1_32bit:28.B[6]
din01[7] => mux_4x1_32bit:28.B[7]
din01[8] => mux_4x1_32bit:28.B[8]
din01[9] => mux_4x1_32bit:28.B[9]
din01[10] => mux_4x1_32bit:28.B[10]
din01[11] => mux_4x1_32bit:28.B[11]
din01[12] => mux_4x1_32bit:28.B[12]
din01[13] => mux_4x1_32bit:28.B[13]
din01[14] => mux_4x1_32bit:28.B[14]
din01[15] => mux_4x1_32bit:28.B[15]
din01[16] => mux_4x1_32bit:28.B[16]
din01[17] => mux_4x1_32bit:28.B[17]
din01[18] => mux_4x1_32bit:28.B[18]
din01[19] => mux_4x1_32bit:28.B[19]
din01[20] => mux_4x1_32bit:28.B[20]
din01[21] => mux_4x1_32bit:28.B[21]
din01[22] => mux_4x1_32bit:28.B[22]
din01[23] => mux_4x1_32bit:28.B[23]
din01[24] => mux_4x1_32bit:28.B[24]
din01[25] => mux_4x1_32bit:28.B[25]
din01[26] => mux_4x1_32bit:28.B[26]
din01[27] => mux_4x1_32bit:28.B[27]
din01[28] => mux_4x1_32bit:28.B[28]
din01[29] => mux_4x1_32bit:28.B[29]
din01[30] => mux_4x1_32bit:28.B[30]
din01[31] => mux_4x1_32bit:28.B[31]
din02[0] => mux_4x1_32bit:28.C[0]
din02[1] => mux_4x1_32bit:28.C[1]
din02[2] => mux_4x1_32bit:28.C[2]
din02[3] => mux_4x1_32bit:28.C[3]
din02[4] => mux_4x1_32bit:28.C[4]
din02[5] => mux_4x1_32bit:28.C[5]
din02[6] => mux_4x1_32bit:28.C[6]
din02[7] => mux_4x1_32bit:28.C[7]
din02[8] => mux_4x1_32bit:28.C[8]
din02[9] => mux_4x1_32bit:28.C[9]
din02[10] => mux_4x1_32bit:28.C[10]
din02[11] => mux_4x1_32bit:28.C[11]
din02[12] => mux_4x1_32bit:28.C[12]
din02[13] => mux_4x1_32bit:28.C[13]
din02[14] => mux_4x1_32bit:28.C[14]
din02[15] => mux_4x1_32bit:28.C[15]
din02[16] => mux_4x1_32bit:28.C[16]
din02[17] => mux_4x1_32bit:28.C[17]
din02[18] => mux_4x1_32bit:28.C[18]
din02[19] => mux_4x1_32bit:28.C[19]
din02[20] => mux_4x1_32bit:28.C[20]
din02[21] => mux_4x1_32bit:28.C[21]
din02[22] => mux_4x1_32bit:28.C[22]
din02[23] => mux_4x1_32bit:28.C[23]
din02[24] => mux_4x1_32bit:28.C[24]
din02[25] => mux_4x1_32bit:28.C[25]
din02[26] => mux_4x1_32bit:28.C[26]
din02[27] => mux_4x1_32bit:28.C[27]
din02[28] => mux_4x1_32bit:28.C[28]
din02[29] => mux_4x1_32bit:28.C[29]
din02[30] => mux_4x1_32bit:28.C[30]
din02[31] => mux_4x1_32bit:28.C[31]
din03[0] => mux_4x1_32bit:28.D[0]
din03[1] => mux_4x1_32bit:28.D[1]
din03[2] => mux_4x1_32bit:28.D[2]
din03[3] => mux_4x1_32bit:28.D[3]
din03[4] => mux_4x1_32bit:28.D[4]
din03[5] => mux_4x1_32bit:28.D[5]
din03[6] => mux_4x1_32bit:28.D[6]
din03[7] => mux_4x1_32bit:28.D[7]
din03[8] => mux_4x1_32bit:28.D[8]
din03[9] => mux_4x1_32bit:28.D[9]
din03[10] => mux_4x1_32bit:28.D[10]
din03[11] => mux_4x1_32bit:28.D[11]
din03[12] => mux_4x1_32bit:28.D[12]
din03[13] => mux_4x1_32bit:28.D[13]
din03[14] => mux_4x1_32bit:28.D[14]
din03[15] => mux_4x1_32bit:28.D[15]
din03[16] => mux_4x1_32bit:28.D[16]
din03[17] => mux_4x1_32bit:28.D[17]
din03[18] => mux_4x1_32bit:28.D[18]
din03[19] => mux_4x1_32bit:28.D[19]
din03[20] => mux_4x1_32bit:28.D[20]
din03[21] => mux_4x1_32bit:28.D[21]
din03[22] => mux_4x1_32bit:28.D[22]
din03[23] => mux_4x1_32bit:28.D[23]
din03[24] => mux_4x1_32bit:28.D[24]
din03[25] => mux_4x1_32bit:28.D[25]
din03[26] => mux_4x1_32bit:28.D[26]
din03[27] => mux_4x1_32bit:28.D[27]
din03[28] => mux_4x1_32bit:28.D[28]
din03[29] => mux_4x1_32bit:28.D[29]
din03[30] => mux_4x1_32bit:28.D[30]
din03[31] => mux_4x1_32bit:28.D[31]
sel[0] => mux_4x1_32bit:28.sel[0]
sel[0] => mux_4x1_32bit:29.sel[0]
sel[0] => mux_4x1_32bit:31.sel[0]
sel[0] => mux_4x1_32bit:30.sel[0]
sel[1] => mux_4x1_32bit:28.sel[1]
sel[1] => mux_4x1_32bit:29.sel[1]
sel[1] => mux_4x1_32bit:31.sel[1]
sel[1] => mux_4x1_32bit:30.sel[1]
sel[2] => mux_4x1_32bit:32.sel[0]
sel[3] => mux_4x1_32bit:32.sel[1]
din04[0] => mux_4x1_32bit:29.A[0]
din04[1] => mux_4x1_32bit:29.A[1]
din04[2] => mux_4x1_32bit:29.A[2]
din04[3] => mux_4x1_32bit:29.A[3]
din04[4] => mux_4x1_32bit:29.A[4]
din04[5] => mux_4x1_32bit:29.A[5]
din04[6] => mux_4x1_32bit:29.A[6]
din04[7] => mux_4x1_32bit:29.A[7]
din04[8] => mux_4x1_32bit:29.A[8]
din04[9] => mux_4x1_32bit:29.A[9]
din04[10] => mux_4x1_32bit:29.A[10]
din04[11] => mux_4x1_32bit:29.A[11]
din04[12] => mux_4x1_32bit:29.A[12]
din04[13] => mux_4x1_32bit:29.A[13]
din04[14] => mux_4x1_32bit:29.A[14]
din04[15] => mux_4x1_32bit:29.A[15]
din04[16] => mux_4x1_32bit:29.A[16]
din04[17] => mux_4x1_32bit:29.A[17]
din04[18] => mux_4x1_32bit:29.A[18]
din04[19] => mux_4x1_32bit:29.A[19]
din04[20] => mux_4x1_32bit:29.A[20]
din04[21] => mux_4x1_32bit:29.A[21]
din04[22] => mux_4x1_32bit:29.A[22]
din04[23] => mux_4x1_32bit:29.A[23]
din04[24] => mux_4x1_32bit:29.A[24]
din04[25] => mux_4x1_32bit:29.A[25]
din04[26] => mux_4x1_32bit:29.A[26]
din04[27] => mux_4x1_32bit:29.A[27]
din04[28] => mux_4x1_32bit:29.A[28]
din04[29] => mux_4x1_32bit:29.A[29]
din04[30] => mux_4x1_32bit:29.A[30]
din04[31] => mux_4x1_32bit:29.A[31]
din05[0] => mux_4x1_32bit:29.B[0]
din05[1] => mux_4x1_32bit:29.B[1]
din05[2] => mux_4x1_32bit:29.B[2]
din05[3] => mux_4x1_32bit:29.B[3]
din05[4] => mux_4x1_32bit:29.B[4]
din05[5] => mux_4x1_32bit:29.B[5]
din05[6] => mux_4x1_32bit:29.B[6]
din05[7] => mux_4x1_32bit:29.B[7]
din05[8] => mux_4x1_32bit:29.B[8]
din05[9] => mux_4x1_32bit:29.B[9]
din05[10] => mux_4x1_32bit:29.B[10]
din05[11] => mux_4x1_32bit:29.B[11]
din05[12] => mux_4x1_32bit:29.B[12]
din05[13] => mux_4x1_32bit:29.B[13]
din05[14] => mux_4x1_32bit:29.B[14]
din05[15] => mux_4x1_32bit:29.B[15]
din05[16] => mux_4x1_32bit:29.B[16]
din05[17] => mux_4x1_32bit:29.B[17]
din05[18] => mux_4x1_32bit:29.B[18]
din05[19] => mux_4x1_32bit:29.B[19]
din05[20] => mux_4x1_32bit:29.B[20]
din05[21] => mux_4x1_32bit:29.B[21]
din05[22] => mux_4x1_32bit:29.B[22]
din05[23] => mux_4x1_32bit:29.B[23]
din05[24] => mux_4x1_32bit:29.B[24]
din05[25] => mux_4x1_32bit:29.B[25]
din05[26] => mux_4x1_32bit:29.B[26]
din05[27] => mux_4x1_32bit:29.B[27]
din05[28] => mux_4x1_32bit:29.B[28]
din05[29] => mux_4x1_32bit:29.B[29]
din05[30] => mux_4x1_32bit:29.B[30]
din05[31] => mux_4x1_32bit:29.B[31]
din06[0] => mux_4x1_32bit:29.C[0]
din06[1] => mux_4x1_32bit:29.C[1]
din06[2] => mux_4x1_32bit:29.C[2]
din06[3] => mux_4x1_32bit:29.C[3]
din06[4] => mux_4x1_32bit:29.C[4]
din06[5] => mux_4x1_32bit:29.C[5]
din06[6] => mux_4x1_32bit:29.C[6]
din06[7] => mux_4x1_32bit:29.C[7]
din06[8] => mux_4x1_32bit:29.C[8]
din06[9] => mux_4x1_32bit:29.C[9]
din06[10] => mux_4x1_32bit:29.C[10]
din06[11] => mux_4x1_32bit:29.C[11]
din06[12] => mux_4x1_32bit:29.C[12]
din06[13] => mux_4x1_32bit:29.C[13]
din06[14] => mux_4x1_32bit:29.C[14]
din06[15] => mux_4x1_32bit:29.C[15]
din06[16] => mux_4x1_32bit:29.C[16]
din06[17] => mux_4x1_32bit:29.C[17]
din06[18] => mux_4x1_32bit:29.C[18]
din06[19] => mux_4x1_32bit:29.C[19]
din06[20] => mux_4x1_32bit:29.C[20]
din06[21] => mux_4x1_32bit:29.C[21]
din06[22] => mux_4x1_32bit:29.C[22]
din06[23] => mux_4x1_32bit:29.C[23]
din06[24] => mux_4x1_32bit:29.C[24]
din06[25] => mux_4x1_32bit:29.C[25]
din06[26] => mux_4x1_32bit:29.C[26]
din06[27] => mux_4x1_32bit:29.C[27]
din06[28] => mux_4x1_32bit:29.C[28]
din06[29] => mux_4x1_32bit:29.C[29]
din06[30] => mux_4x1_32bit:29.C[30]
din06[31] => mux_4x1_32bit:29.C[31]
din07[0] => mux_4x1_32bit:29.D[0]
din07[1] => mux_4x1_32bit:29.D[1]
din07[2] => mux_4x1_32bit:29.D[2]
din07[3] => mux_4x1_32bit:29.D[3]
din07[4] => mux_4x1_32bit:29.D[4]
din07[5] => mux_4x1_32bit:29.D[5]
din07[6] => mux_4x1_32bit:29.D[6]
din07[7] => mux_4x1_32bit:29.D[7]
din07[8] => mux_4x1_32bit:29.D[8]
din07[9] => mux_4x1_32bit:29.D[9]
din07[10] => mux_4x1_32bit:29.D[10]
din07[11] => mux_4x1_32bit:29.D[11]
din07[12] => mux_4x1_32bit:29.D[12]
din07[13] => mux_4x1_32bit:29.D[13]
din07[14] => mux_4x1_32bit:29.D[14]
din07[15] => mux_4x1_32bit:29.D[15]
din07[16] => mux_4x1_32bit:29.D[16]
din07[17] => mux_4x1_32bit:29.D[17]
din07[18] => mux_4x1_32bit:29.D[18]
din07[19] => mux_4x1_32bit:29.D[19]
din07[20] => mux_4x1_32bit:29.D[20]
din07[21] => mux_4x1_32bit:29.D[21]
din07[22] => mux_4x1_32bit:29.D[22]
din07[23] => mux_4x1_32bit:29.D[23]
din07[24] => mux_4x1_32bit:29.D[24]
din07[25] => mux_4x1_32bit:29.D[25]
din07[26] => mux_4x1_32bit:29.D[26]
din07[27] => mux_4x1_32bit:29.D[27]
din07[28] => mux_4x1_32bit:29.D[28]
din07[29] => mux_4x1_32bit:29.D[29]
din07[30] => mux_4x1_32bit:29.D[30]
din07[31] => mux_4x1_32bit:29.D[31]
din08[0] => mux_4x1_32bit:31.A[0]
din08[1] => mux_4x1_32bit:31.A[1]
din08[2] => mux_4x1_32bit:31.A[2]
din08[3] => mux_4x1_32bit:31.A[3]
din08[4] => mux_4x1_32bit:31.A[4]
din08[5] => mux_4x1_32bit:31.A[5]
din08[6] => mux_4x1_32bit:31.A[6]
din08[7] => mux_4x1_32bit:31.A[7]
din08[8] => mux_4x1_32bit:31.A[8]
din08[9] => mux_4x1_32bit:31.A[9]
din08[10] => mux_4x1_32bit:31.A[10]
din08[11] => mux_4x1_32bit:31.A[11]
din08[12] => mux_4x1_32bit:31.A[12]
din08[13] => mux_4x1_32bit:31.A[13]
din08[14] => mux_4x1_32bit:31.A[14]
din08[15] => mux_4x1_32bit:31.A[15]
din08[16] => mux_4x1_32bit:31.A[16]
din08[17] => mux_4x1_32bit:31.A[17]
din08[18] => mux_4x1_32bit:31.A[18]
din08[19] => mux_4x1_32bit:31.A[19]
din08[20] => mux_4x1_32bit:31.A[20]
din08[21] => mux_4x1_32bit:31.A[21]
din08[22] => mux_4x1_32bit:31.A[22]
din08[23] => mux_4x1_32bit:31.A[23]
din08[24] => mux_4x1_32bit:31.A[24]
din08[25] => mux_4x1_32bit:31.A[25]
din08[26] => mux_4x1_32bit:31.A[26]
din08[27] => mux_4x1_32bit:31.A[27]
din08[28] => mux_4x1_32bit:31.A[28]
din08[29] => mux_4x1_32bit:31.A[29]
din08[30] => mux_4x1_32bit:31.A[30]
din08[31] => mux_4x1_32bit:31.A[31]
din09[0] => mux_4x1_32bit:31.B[0]
din09[1] => mux_4x1_32bit:31.B[1]
din09[2] => mux_4x1_32bit:31.B[2]
din09[3] => mux_4x1_32bit:31.B[3]
din09[4] => mux_4x1_32bit:31.B[4]
din09[5] => mux_4x1_32bit:31.B[5]
din09[6] => mux_4x1_32bit:31.B[6]
din09[7] => mux_4x1_32bit:31.B[7]
din09[8] => mux_4x1_32bit:31.B[8]
din09[9] => mux_4x1_32bit:31.B[9]
din09[10] => mux_4x1_32bit:31.B[10]
din09[11] => mux_4x1_32bit:31.B[11]
din09[12] => mux_4x1_32bit:31.B[12]
din09[13] => mux_4x1_32bit:31.B[13]
din09[14] => mux_4x1_32bit:31.B[14]
din09[15] => mux_4x1_32bit:31.B[15]
din09[16] => mux_4x1_32bit:31.B[16]
din09[17] => mux_4x1_32bit:31.B[17]
din09[18] => mux_4x1_32bit:31.B[18]
din09[19] => mux_4x1_32bit:31.B[19]
din09[20] => mux_4x1_32bit:31.B[20]
din09[21] => mux_4x1_32bit:31.B[21]
din09[22] => mux_4x1_32bit:31.B[22]
din09[23] => mux_4x1_32bit:31.B[23]
din09[24] => mux_4x1_32bit:31.B[24]
din09[25] => mux_4x1_32bit:31.B[25]
din09[26] => mux_4x1_32bit:31.B[26]
din09[27] => mux_4x1_32bit:31.B[27]
din09[28] => mux_4x1_32bit:31.B[28]
din09[29] => mux_4x1_32bit:31.B[29]
din09[30] => mux_4x1_32bit:31.B[30]
din09[31] => mux_4x1_32bit:31.B[31]
din10[0] => mux_4x1_32bit:31.C[0]
din10[1] => mux_4x1_32bit:31.C[1]
din10[2] => mux_4x1_32bit:31.C[2]
din10[3] => mux_4x1_32bit:31.C[3]
din10[4] => mux_4x1_32bit:31.C[4]
din10[5] => mux_4x1_32bit:31.C[5]
din10[6] => mux_4x1_32bit:31.C[6]
din10[7] => mux_4x1_32bit:31.C[7]
din10[8] => mux_4x1_32bit:31.C[8]
din10[9] => mux_4x1_32bit:31.C[9]
din10[10] => mux_4x1_32bit:31.C[10]
din10[11] => mux_4x1_32bit:31.C[11]
din10[12] => mux_4x1_32bit:31.C[12]
din10[13] => mux_4x1_32bit:31.C[13]
din10[14] => mux_4x1_32bit:31.C[14]
din10[15] => mux_4x1_32bit:31.C[15]
din10[16] => mux_4x1_32bit:31.C[16]
din10[17] => mux_4x1_32bit:31.C[17]
din10[18] => mux_4x1_32bit:31.C[18]
din10[19] => mux_4x1_32bit:31.C[19]
din10[20] => mux_4x1_32bit:31.C[20]
din10[21] => mux_4x1_32bit:31.C[21]
din10[22] => mux_4x1_32bit:31.C[22]
din10[23] => mux_4x1_32bit:31.C[23]
din10[24] => mux_4x1_32bit:31.C[24]
din10[25] => mux_4x1_32bit:31.C[25]
din10[26] => mux_4x1_32bit:31.C[26]
din10[27] => mux_4x1_32bit:31.C[27]
din10[28] => mux_4x1_32bit:31.C[28]
din10[29] => mux_4x1_32bit:31.C[29]
din10[30] => mux_4x1_32bit:31.C[30]
din10[31] => mux_4x1_32bit:31.C[31]
din11[0] => mux_4x1_32bit:31.D[0]
din11[1] => mux_4x1_32bit:31.D[1]
din11[2] => mux_4x1_32bit:31.D[2]
din11[3] => mux_4x1_32bit:31.D[3]
din11[4] => mux_4x1_32bit:31.D[4]
din11[5] => mux_4x1_32bit:31.D[5]
din11[6] => mux_4x1_32bit:31.D[6]
din11[7] => mux_4x1_32bit:31.D[7]
din11[8] => mux_4x1_32bit:31.D[8]
din11[9] => mux_4x1_32bit:31.D[9]
din11[10] => mux_4x1_32bit:31.D[10]
din11[11] => mux_4x1_32bit:31.D[11]
din11[12] => mux_4x1_32bit:31.D[12]
din11[13] => mux_4x1_32bit:31.D[13]
din11[14] => mux_4x1_32bit:31.D[14]
din11[15] => mux_4x1_32bit:31.D[15]
din11[16] => mux_4x1_32bit:31.D[16]
din11[17] => mux_4x1_32bit:31.D[17]
din11[18] => mux_4x1_32bit:31.D[18]
din11[19] => mux_4x1_32bit:31.D[19]
din11[20] => mux_4x1_32bit:31.D[20]
din11[21] => mux_4x1_32bit:31.D[21]
din11[22] => mux_4x1_32bit:31.D[22]
din11[23] => mux_4x1_32bit:31.D[23]
din11[24] => mux_4x1_32bit:31.D[24]
din11[25] => mux_4x1_32bit:31.D[25]
din11[26] => mux_4x1_32bit:31.D[26]
din11[27] => mux_4x1_32bit:31.D[27]
din11[28] => mux_4x1_32bit:31.D[28]
din11[29] => mux_4x1_32bit:31.D[29]
din11[30] => mux_4x1_32bit:31.D[30]
din11[31] => mux_4x1_32bit:31.D[31]
din12[0] => mux_4x1_32bit:30.A[0]
din12[1] => mux_4x1_32bit:30.A[1]
din12[2] => mux_4x1_32bit:30.A[2]
din12[3] => mux_4x1_32bit:30.A[3]
din12[4] => mux_4x1_32bit:30.A[4]
din12[5] => mux_4x1_32bit:30.A[5]
din12[6] => mux_4x1_32bit:30.A[6]
din12[7] => mux_4x1_32bit:30.A[7]
din12[8] => mux_4x1_32bit:30.A[8]
din12[9] => mux_4x1_32bit:30.A[9]
din12[10] => mux_4x1_32bit:30.A[10]
din12[11] => mux_4x1_32bit:30.A[11]
din12[12] => mux_4x1_32bit:30.A[12]
din12[13] => mux_4x1_32bit:30.A[13]
din12[14] => mux_4x1_32bit:30.A[14]
din12[15] => mux_4x1_32bit:30.A[15]
din12[16] => mux_4x1_32bit:30.A[16]
din12[17] => mux_4x1_32bit:30.A[17]
din12[18] => mux_4x1_32bit:30.A[18]
din12[19] => mux_4x1_32bit:30.A[19]
din12[20] => mux_4x1_32bit:30.A[20]
din12[21] => mux_4x1_32bit:30.A[21]
din12[22] => mux_4x1_32bit:30.A[22]
din12[23] => mux_4x1_32bit:30.A[23]
din12[24] => mux_4x1_32bit:30.A[24]
din12[25] => mux_4x1_32bit:30.A[25]
din12[26] => mux_4x1_32bit:30.A[26]
din12[27] => mux_4x1_32bit:30.A[27]
din12[28] => mux_4x1_32bit:30.A[28]
din12[29] => mux_4x1_32bit:30.A[29]
din12[30] => mux_4x1_32bit:30.A[30]
din12[31] => mux_4x1_32bit:30.A[31]
din13[0] => mux_4x1_32bit:30.B[0]
din13[1] => mux_4x1_32bit:30.B[1]
din13[2] => mux_4x1_32bit:30.B[2]
din13[3] => mux_4x1_32bit:30.B[3]
din13[4] => mux_4x1_32bit:30.B[4]
din13[5] => mux_4x1_32bit:30.B[5]
din13[6] => mux_4x1_32bit:30.B[6]
din13[7] => mux_4x1_32bit:30.B[7]
din13[8] => mux_4x1_32bit:30.B[8]
din13[9] => mux_4x1_32bit:30.B[9]
din13[10] => mux_4x1_32bit:30.B[10]
din13[11] => mux_4x1_32bit:30.B[11]
din13[12] => mux_4x1_32bit:30.B[12]
din13[13] => mux_4x1_32bit:30.B[13]
din13[14] => mux_4x1_32bit:30.B[14]
din13[15] => mux_4x1_32bit:30.B[15]
din13[16] => mux_4x1_32bit:30.B[16]
din13[17] => mux_4x1_32bit:30.B[17]
din13[18] => mux_4x1_32bit:30.B[18]
din13[19] => mux_4x1_32bit:30.B[19]
din13[20] => mux_4x1_32bit:30.B[20]
din13[21] => mux_4x1_32bit:30.B[21]
din13[22] => mux_4x1_32bit:30.B[22]
din13[23] => mux_4x1_32bit:30.B[23]
din13[24] => mux_4x1_32bit:30.B[24]
din13[25] => mux_4x1_32bit:30.B[25]
din13[26] => mux_4x1_32bit:30.B[26]
din13[27] => mux_4x1_32bit:30.B[27]
din13[28] => mux_4x1_32bit:30.B[28]
din13[29] => mux_4x1_32bit:30.B[29]
din13[30] => mux_4x1_32bit:30.B[30]
din13[31] => mux_4x1_32bit:30.B[31]
din14[0] => mux_4x1_32bit:30.C[0]
din14[1] => mux_4x1_32bit:30.C[1]
din14[2] => mux_4x1_32bit:30.C[2]
din14[3] => mux_4x1_32bit:30.C[3]
din14[4] => mux_4x1_32bit:30.C[4]
din14[5] => mux_4x1_32bit:30.C[5]
din14[6] => mux_4x1_32bit:30.C[6]
din14[7] => mux_4x1_32bit:30.C[7]
din14[8] => mux_4x1_32bit:30.C[8]
din14[9] => mux_4x1_32bit:30.C[9]
din14[10] => mux_4x1_32bit:30.C[10]
din14[11] => mux_4x1_32bit:30.C[11]
din14[12] => mux_4x1_32bit:30.C[12]
din14[13] => mux_4x1_32bit:30.C[13]
din14[14] => mux_4x1_32bit:30.C[14]
din14[15] => mux_4x1_32bit:30.C[15]
din14[16] => mux_4x1_32bit:30.C[16]
din14[17] => mux_4x1_32bit:30.C[17]
din14[18] => mux_4x1_32bit:30.C[18]
din14[19] => mux_4x1_32bit:30.C[19]
din14[20] => mux_4x1_32bit:30.C[20]
din14[21] => mux_4x1_32bit:30.C[21]
din14[22] => mux_4x1_32bit:30.C[22]
din14[23] => mux_4x1_32bit:30.C[23]
din14[24] => mux_4x1_32bit:30.C[24]
din14[25] => mux_4x1_32bit:30.C[25]
din14[26] => mux_4x1_32bit:30.C[26]
din14[27] => mux_4x1_32bit:30.C[27]
din14[28] => mux_4x1_32bit:30.C[28]
din14[29] => mux_4x1_32bit:30.C[29]
din14[30] => mux_4x1_32bit:30.C[30]
din14[31] => mux_4x1_32bit:30.C[31]
din15[0] => mux_4x1_32bit:30.D[0]
din15[1] => mux_4x1_32bit:30.D[1]
din15[2] => mux_4x1_32bit:30.D[2]
din15[3] => mux_4x1_32bit:30.D[3]
din15[4] => mux_4x1_32bit:30.D[4]
din15[5] => mux_4x1_32bit:30.D[5]
din15[6] => mux_4x1_32bit:30.D[6]
din15[7] => mux_4x1_32bit:30.D[7]
din15[8] => mux_4x1_32bit:30.D[8]
din15[9] => mux_4x1_32bit:30.D[9]
din15[10] => mux_4x1_32bit:30.D[10]
din15[11] => mux_4x1_32bit:30.D[11]
din15[12] => mux_4x1_32bit:30.D[12]
din15[13] => mux_4x1_32bit:30.D[13]
din15[14] => mux_4x1_32bit:30.D[14]
din15[15] => mux_4x1_32bit:30.D[15]
din15[16] => mux_4x1_32bit:30.D[16]
din15[17] => mux_4x1_32bit:30.D[17]
din15[18] => mux_4x1_32bit:30.D[18]
din15[19] => mux_4x1_32bit:30.D[19]
din15[20] => mux_4x1_32bit:30.D[20]
din15[21] => mux_4x1_32bit:30.D[21]
din15[22] => mux_4x1_32bit:30.D[22]
din15[23] => mux_4x1_32bit:30.D[23]
din15[24] => mux_4x1_32bit:30.D[24]
din15[25] => mux_4x1_32bit:30.D[25]
din15[26] => mux_4x1_32bit:30.D[26]
din15[27] => mux_4x1_32bit:30.D[27]
din15[28] => mux_4x1_32bit:30.D[28]
din15[29] => mux_4x1_32bit:30.D[29]
din15[30] => mux_4x1_32bit:30.D[30]
din15[31] => mux_4x1_32bit:30.D[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19
dout[0] <= mux_4x1_32bit:32.S[0]
dout[1] <= mux_4x1_32bit:32.S[1]
dout[2] <= mux_4x1_32bit:32.S[2]
dout[3] <= mux_4x1_32bit:32.S[3]
dout[4] <= mux_4x1_32bit:32.S[4]
dout[5] <= mux_4x1_32bit:32.S[5]
dout[6] <= mux_4x1_32bit:32.S[6]
dout[7] <= mux_4x1_32bit:32.S[7]
dout[8] <= mux_4x1_32bit:32.S[8]
dout[9] <= mux_4x1_32bit:32.S[9]
dout[10] <= mux_4x1_32bit:32.S[10]
dout[11] <= mux_4x1_32bit:32.S[11]
dout[12] <= mux_4x1_32bit:32.S[12]
dout[13] <= mux_4x1_32bit:32.S[13]
dout[14] <= mux_4x1_32bit:32.S[14]
dout[15] <= mux_4x1_32bit:32.S[15]
dout[16] <= mux_4x1_32bit:32.S[16]
dout[17] <= mux_4x1_32bit:32.S[17]
dout[18] <= mux_4x1_32bit:32.S[18]
dout[19] <= mux_4x1_32bit:32.S[19]
dout[20] <= mux_4x1_32bit:32.S[20]
dout[21] <= mux_4x1_32bit:32.S[21]
dout[22] <= mux_4x1_32bit:32.S[22]
dout[23] <= mux_4x1_32bit:32.S[23]
dout[24] <= mux_4x1_32bit:32.S[24]
dout[25] <= mux_4x1_32bit:32.S[25]
dout[26] <= mux_4x1_32bit:32.S[26]
dout[27] <= mux_4x1_32bit:32.S[27]
dout[28] <= mux_4x1_32bit:32.S[28]
dout[29] <= mux_4x1_32bit:32.S[29]
dout[30] <= mux_4x1_32bit:32.S[30]
dout[31] <= mux_4x1_32bit:32.S[31]
din00[0] => mux_4x1_32bit:28.A[0]
din00[1] => mux_4x1_32bit:28.A[1]
din00[2] => mux_4x1_32bit:28.A[2]
din00[3] => mux_4x1_32bit:28.A[3]
din00[4] => mux_4x1_32bit:28.A[4]
din00[5] => mux_4x1_32bit:28.A[5]
din00[6] => mux_4x1_32bit:28.A[6]
din00[7] => mux_4x1_32bit:28.A[7]
din00[8] => mux_4x1_32bit:28.A[8]
din00[9] => mux_4x1_32bit:28.A[9]
din00[10] => mux_4x1_32bit:28.A[10]
din00[11] => mux_4x1_32bit:28.A[11]
din00[12] => mux_4x1_32bit:28.A[12]
din00[13] => mux_4x1_32bit:28.A[13]
din00[14] => mux_4x1_32bit:28.A[14]
din00[15] => mux_4x1_32bit:28.A[15]
din00[16] => mux_4x1_32bit:28.A[16]
din00[17] => mux_4x1_32bit:28.A[17]
din00[18] => mux_4x1_32bit:28.A[18]
din00[19] => mux_4x1_32bit:28.A[19]
din00[20] => mux_4x1_32bit:28.A[20]
din00[21] => mux_4x1_32bit:28.A[21]
din00[22] => mux_4x1_32bit:28.A[22]
din00[23] => mux_4x1_32bit:28.A[23]
din00[24] => mux_4x1_32bit:28.A[24]
din00[25] => mux_4x1_32bit:28.A[25]
din00[26] => mux_4x1_32bit:28.A[26]
din00[27] => mux_4x1_32bit:28.A[27]
din00[28] => mux_4x1_32bit:28.A[28]
din00[29] => mux_4x1_32bit:28.A[29]
din00[30] => mux_4x1_32bit:28.A[30]
din00[31] => mux_4x1_32bit:28.A[31]
din01[0] => mux_4x1_32bit:28.B[0]
din01[1] => mux_4x1_32bit:28.B[1]
din01[2] => mux_4x1_32bit:28.B[2]
din01[3] => mux_4x1_32bit:28.B[3]
din01[4] => mux_4x1_32bit:28.B[4]
din01[5] => mux_4x1_32bit:28.B[5]
din01[6] => mux_4x1_32bit:28.B[6]
din01[7] => mux_4x1_32bit:28.B[7]
din01[8] => mux_4x1_32bit:28.B[8]
din01[9] => mux_4x1_32bit:28.B[9]
din01[10] => mux_4x1_32bit:28.B[10]
din01[11] => mux_4x1_32bit:28.B[11]
din01[12] => mux_4x1_32bit:28.B[12]
din01[13] => mux_4x1_32bit:28.B[13]
din01[14] => mux_4x1_32bit:28.B[14]
din01[15] => mux_4x1_32bit:28.B[15]
din01[16] => mux_4x1_32bit:28.B[16]
din01[17] => mux_4x1_32bit:28.B[17]
din01[18] => mux_4x1_32bit:28.B[18]
din01[19] => mux_4x1_32bit:28.B[19]
din01[20] => mux_4x1_32bit:28.B[20]
din01[21] => mux_4x1_32bit:28.B[21]
din01[22] => mux_4x1_32bit:28.B[22]
din01[23] => mux_4x1_32bit:28.B[23]
din01[24] => mux_4x1_32bit:28.B[24]
din01[25] => mux_4x1_32bit:28.B[25]
din01[26] => mux_4x1_32bit:28.B[26]
din01[27] => mux_4x1_32bit:28.B[27]
din01[28] => mux_4x1_32bit:28.B[28]
din01[29] => mux_4x1_32bit:28.B[29]
din01[30] => mux_4x1_32bit:28.B[30]
din01[31] => mux_4x1_32bit:28.B[31]
din02[0] => mux_4x1_32bit:28.C[0]
din02[1] => mux_4x1_32bit:28.C[1]
din02[2] => mux_4x1_32bit:28.C[2]
din02[3] => mux_4x1_32bit:28.C[3]
din02[4] => mux_4x1_32bit:28.C[4]
din02[5] => mux_4x1_32bit:28.C[5]
din02[6] => mux_4x1_32bit:28.C[6]
din02[7] => mux_4x1_32bit:28.C[7]
din02[8] => mux_4x1_32bit:28.C[8]
din02[9] => mux_4x1_32bit:28.C[9]
din02[10] => mux_4x1_32bit:28.C[10]
din02[11] => mux_4x1_32bit:28.C[11]
din02[12] => mux_4x1_32bit:28.C[12]
din02[13] => mux_4x1_32bit:28.C[13]
din02[14] => mux_4x1_32bit:28.C[14]
din02[15] => mux_4x1_32bit:28.C[15]
din02[16] => mux_4x1_32bit:28.C[16]
din02[17] => mux_4x1_32bit:28.C[17]
din02[18] => mux_4x1_32bit:28.C[18]
din02[19] => mux_4x1_32bit:28.C[19]
din02[20] => mux_4x1_32bit:28.C[20]
din02[21] => mux_4x1_32bit:28.C[21]
din02[22] => mux_4x1_32bit:28.C[22]
din02[23] => mux_4x1_32bit:28.C[23]
din02[24] => mux_4x1_32bit:28.C[24]
din02[25] => mux_4x1_32bit:28.C[25]
din02[26] => mux_4x1_32bit:28.C[26]
din02[27] => mux_4x1_32bit:28.C[27]
din02[28] => mux_4x1_32bit:28.C[28]
din02[29] => mux_4x1_32bit:28.C[29]
din02[30] => mux_4x1_32bit:28.C[30]
din02[31] => mux_4x1_32bit:28.C[31]
din03[0] => mux_4x1_32bit:28.D[0]
din03[1] => mux_4x1_32bit:28.D[1]
din03[2] => mux_4x1_32bit:28.D[2]
din03[3] => mux_4x1_32bit:28.D[3]
din03[4] => mux_4x1_32bit:28.D[4]
din03[5] => mux_4x1_32bit:28.D[5]
din03[6] => mux_4x1_32bit:28.D[6]
din03[7] => mux_4x1_32bit:28.D[7]
din03[8] => mux_4x1_32bit:28.D[8]
din03[9] => mux_4x1_32bit:28.D[9]
din03[10] => mux_4x1_32bit:28.D[10]
din03[11] => mux_4x1_32bit:28.D[11]
din03[12] => mux_4x1_32bit:28.D[12]
din03[13] => mux_4x1_32bit:28.D[13]
din03[14] => mux_4x1_32bit:28.D[14]
din03[15] => mux_4x1_32bit:28.D[15]
din03[16] => mux_4x1_32bit:28.D[16]
din03[17] => mux_4x1_32bit:28.D[17]
din03[18] => mux_4x1_32bit:28.D[18]
din03[19] => mux_4x1_32bit:28.D[19]
din03[20] => mux_4x1_32bit:28.D[20]
din03[21] => mux_4x1_32bit:28.D[21]
din03[22] => mux_4x1_32bit:28.D[22]
din03[23] => mux_4x1_32bit:28.D[23]
din03[24] => mux_4x1_32bit:28.D[24]
din03[25] => mux_4x1_32bit:28.D[25]
din03[26] => mux_4x1_32bit:28.D[26]
din03[27] => mux_4x1_32bit:28.D[27]
din03[28] => mux_4x1_32bit:28.D[28]
din03[29] => mux_4x1_32bit:28.D[29]
din03[30] => mux_4x1_32bit:28.D[30]
din03[31] => mux_4x1_32bit:28.D[31]
sel[0] => mux_4x1_32bit:28.sel[0]
sel[0] => mux_4x1_32bit:29.sel[0]
sel[0] => mux_4x1_32bit:31.sel[0]
sel[0] => mux_4x1_32bit:30.sel[0]
sel[1] => mux_4x1_32bit:28.sel[1]
sel[1] => mux_4x1_32bit:29.sel[1]
sel[1] => mux_4x1_32bit:31.sel[1]
sel[1] => mux_4x1_32bit:30.sel[1]
sel[2] => mux_4x1_32bit:32.sel[0]
sel[3] => mux_4x1_32bit:32.sel[1]
din04[0] => mux_4x1_32bit:29.A[0]
din04[1] => mux_4x1_32bit:29.A[1]
din04[2] => mux_4x1_32bit:29.A[2]
din04[3] => mux_4x1_32bit:29.A[3]
din04[4] => mux_4x1_32bit:29.A[4]
din04[5] => mux_4x1_32bit:29.A[5]
din04[6] => mux_4x1_32bit:29.A[6]
din04[7] => mux_4x1_32bit:29.A[7]
din04[8] => mux_4x1_32bit:29.A[8]
din04[9] => mux_4x1_32bit:29.A[9]
din04[10] => mux_4x1_32bit:29.A[10]
din04[11] => mux_4x1_32bit:29.A[11]
din04[12] => mux_4x1_32bit:29.A[12]
din04[13] => mux_4x1_32bit:29.A[13]
din04[14] => mux_4x1_32bit:29.A[14]
din04[15] => mux_4x1_32bit:29.A[15]
din04[16] => mux_4x1_32bit:29.A[16]
din04[17] => mux_4x1_32bit:29.A[17]
din04[18] => mux_4x1_32bit:29.A[18]
din04[19] => mux_4x1_32bit:29.A[19]
din04[20] => mux_4x1_32bit:29.A[20]
din04[21] => mux_4x1_32bit:29.A[21]
din04[22] => mux_4x1_32bit:29.A[22]
din04[23] => mux_4x1_32bit:29.A[23]
din04[24] => mux_4x1_32bit:29.A[24]
din04[25] => mux_4x1_32bit:29.A[25]
din04[26] => mux_4x1_32bit:29.A[26]
din04[27] => mux_4x1_32bit:29.A[27]
din04[28] => mux_4x1_32bit:29.A[28]
din04[29] => mux_4x1_32bit:29.A[29]
din04[30] => mux_4x1_32bit:29.A[30]
din04[31] => mux_4x1_32bit:29.A[31]
din05[0] => mux_4x1_32bit:29.B[0]
din05[1] => mux_4x1_32bit:29.B[1]
din05[2] => mux_4x1_32bit:29.B[2]
din05[3] => mux_4x1_32bit:29.B[3]
din05[4] => mux_4x1_32bit:29.B[4]
din05[5] => mux_4x1_32bit:29.B[5]
din05[6] => mux_4x1_32bit:29.B[6]
din05[7] => mux_4x1_32bit:29.B[7]
din05[8] => mux_4x1_32bit:29.B[8]
din05[9] => mux_4x1_32bit:29.B[9]
din05[10] => mux_4x1_32bit:29.B[10]
din05[11] => mux_4x1_32bit:29.B[11]
din05[12] => mux_4x1_32bit:29.B[12]
din05[13] => mux_4x1_32bit:29.B[13]
din05[14] => mux_4x1_32bit:29.B[14]
din05[15] => mux_4x1_32bit:29.B[15]
din05[16] => mux_4x1_32bit:29.B[16]
din05[17] => mux_4x1_32bit:29.B[17]
din05[18] => mux_4x1_32bit:29.B[18]
din05[19] => mux_4x1_32bit:29.B[19]
din05[20] => mux_4x1_32bit:29.B[20]
din05[21] => mux_4x1_32bit:29.B[21]
din05[22] => mux_4x1_32bit:29.B[22]
din05[23] => mux_4x1_32bit:29.B[23]
din05[24] => mux_4x1_32bit:29.B[24]
din05[25] => mux_4x1_32bit:29.B[25]
din05[26] => mux_4x1_32bit:29.B[26]
din05[27] => mux_4x1_32bit:29.B[27]
din05[28] => mux_4x1_32bit:29.B[28]
din05[29] => mux_4x1_32bit:29.B[29]
din05[30] => mux_4x1_32bit:29.B[30]
din05[31] => mux_4x1_32bit:29.B[31]
din06[0] => mux_4x1_32bit:29.C[0]
din06[1] => mux_4x1_32bit:29.C[1]
din06[2] => mux_4x1_32bit:29.C[2]
din06[3] => mux_4x1_32bit:29.C[3]
din06[4] => mux_4x1_32bit:29.C[4]
din06[5] => mux_4x1_32bit:29.C[5]
din06[6] => mux_4x1_32bit:29.C[6]
din06[7] => mux_4x1_32bit:29.C[7]
din06[8] => mux_4x1_32bit:29.C[8]
din06[9] => mux_4x1_32bit:29.C[9]
din06[10] => mux_4x1_32bit:29.C[10]
din06[11] => mux_4x1_32bit:29.C[11]
din06[12] => mux_4x1_32bit:29.C[12]
din06[13] => mux_4x1_32bit:29.C[13]
din06[14] => mux_4x1_32bit:29.C[14]
din06[15] => mux_4x1_32bit:29.C[15]
din06[16] => mux_4x1_32bit:29.C[16]
din06[17] => mux_4x1_32bit:29.C[17]
din06[18] => mux_4x1_32bit:29.C[18]
din06[19] => mux_4x1_32bit:29.C[19]
din06[20] => mux_4x1_32bit:29.C[20]
din06[21] => mux_4x1_32bit:29.C[21]
din06[22] => mux_4x1_32bit:29.C[22]
din06[23] => mux_4x1_32bit:29.C[23]
din06[24] => mux_4x1_32bit:29.C[24]
din06[25] => mux_4x1_32bit:29.C[25]
din06[26] => mux_4x1_32bit:29.C[26]
din06[27] => mux_4x1_32bit:29.C[27]
din06[28] => mux_4x1_32bit:29.C[28]
din06[29] => mux_4x1_32bit:29.C[29]
din06[30] => mux_4x1_32bit:29.C[30]
din06[31] => mux_4x1_32bit:29.C[31]
din07[0] => mux_4x1_32bit:29.D[0]
din07[1] => mux_4x1_32bit:29.D[1]
din07[2] => mux_4x1_32bit:29.D[2]
din07[3] => mux_4x1_32bit:29.D[3]
din07[4] => mux_4x1_32bit:29.D[4]
din07[5] => mux_4x1_32bit:29.D[5]
din07[6] => mux_4x1_32bit:29.D[6]
din07[7] => mux_4x1_32bit:29.D[7]
din07[8] => mux_4x1_32bit:29.D[8]
din07[9] => mux_4x1_32bit:29.D[9]
din07[10] => mux_4x1_32bit:29.D[10]
din07[11] => mux_4x1_32bit:29.D[11]
din07[12] => mux_4x1_32bit:29.D[12]
din07[13] => mux_4x1_32bit:29.D[13]
din07[14] => mux_4x1_32bit:29.D[14]
din07[15] => mux_4x1_32bit:29.D[15]
din07[16] => mux_4x1_32bit:29.D[16]
din07[17] => mux_4x1_32bit:29.D[17]
din07[18] => mux_4x1_32bit:29.D[18]
din07[19] => mux_4x1_32bit:29.D[19]
din07[20] => mux_4x1_32bit:29.D[20]
din07[21] => mux_4x1_32bit:29.D[21]
din07[22] => mux_4x1_32bit:29.D[22]
din07[23] => mux_4x1_32bit:29.D[23]
din07[24] => mux_4x1_32bit:29.D[24]
din07[25] => mux_4x1_32bit:29.D[25]
din07[26] => mux_4x1_32bit:29.D[26]
din07[27] => mux_4x1_32bit:29.D[27]
din07[28] => mux_4x1_32bit:29.D[28]
din07[29] => mux_4x1_32bit:29.D[29]
din07[30] => mux_4x1_32bit:29.D[30]
din07[31] => mux_4x1_32bit:29.D[31]
din08[0] => mux_4x1_32bit:31.A[0]
din08[1] => mux_4x1_32bit:31.A[1]
din08[2] => mux_4x1_32bit:31.A[2]
din08[3] => mux_4x1_32bit:31.A[3]
din08[4] => mux_4x1_32bit:31.A[4]
din08[5] => mux_4x1_32bit:31.A[5]
din08[6] => mux_4x1_32bit:31.A[6]
din08[7] => mux_4x1_32bit:31.A[7]
din08[8] => mux_4x1_32bit:31.A[8]
din08[9] => mux_4x1_32bit:31.A[9]
din08[10] => mux_4x1_32bit:31.A[10]
din08[11] => mux_4x1_32bit:31.A[11]
din08[12] => mux_4x1_32bit:31.A[12]
din08[13] => mux_4x1_32bit:31.A[13]
din08[14] => mux_4x1_32bit:31.A[14]
din08[15] => mux_4x1_32bit:31.A[15]
din08[16] => mux_4x1_32bit:31.A[16]
din08[17] => mux_4x1_32bit:31.A[17]
din08[18] => mux_4x1_32bit:31.A[18]
din08[19] => mux_4x1_32bit:31.A[19]
din08[20] => mux_4x1_32bit:31.A[20]
din08[21] => mux_4x1_32bit:31.A[21]
din08[22] => mux_4x1_32bit:31.A[22]
din08[23] => mux_4x1_32bit:31.A[23]
din08[24] => mux_4x1_32bit:31.A[24]
din08[25] => mux_4x1_32bit:31.A[25]
din08[26] => mux_4x1_32bit:31.A[26]
din08[27] => mux_4x1_32bit:31.A[27]
din08[28] => mux_4x1_32bit:31.A[28]
din08[29] => mux_4x1_32bit:31.A[29]
din08[30] => mux_4x1_32bit:31.A[30]
din08[31] => mux_4x1_32bit:31.A[31]
din09[0] => mux_4x1_32bit:31.B[0]
din09[1] => mux_4x1_32bit:31.B[1]
din09[2] => mux_4x1_32bit:31.B[2]
din09[3] => mux_4x1_32bit:31.B[3]
din09[4] => mux_4x1_32bit:31.B[4]
din09[5] => mux_4x1_32bit:31.B[5]
din09[6] => mux_4x1_32bit:31.B[6]
din09[7] => mux_4x1_32bit:31.B[7]
din09[8] => mux_4x1_32bit:31.B[8]
din09[9] => mux_4x1_32bit:31.B[9]
din09[10] => mux_4x1_32bit:31.B[10]
din09[11] => mux_4x1_32bit:31.B[11]
din09[12] => mux_4x1_32bit:31.B[12]
din09[13] => mux_4x1_32bit:31.B[13]
din09[14] => mux_4x1_32bit:31.B[14]
din09[15] => mux_4x1_32bit:31.B[15]
din09[16] => mux_4x1_32bit:31.B[16]
din09[17] => mux_4x1_32bit:31.B[17]
din09[18] => mux_4x1_32bit:31.B[18]
din09[19] => mux_4x1_32bit:31.B[19]
din09[20] => mux_4x1_32bit:31.B[20]
din09[21] => mux_4x1_32bit:31.B[21]
din09[22] => mux_4x1_32bit:31.B[22]
din09[23] => mux_4x1_32bit:31.B[23]
din09[24] => mux_4x1_32bit:31.B[24]
din09[25] => mux_4x1_32bit:31.B[25]
din09[26] => mux_4x1_32bit:31.B[26]
din09[27] => mux_4x1_32bit:31.B[27]
din09[28] => mux_4x1_32bit:31.B[28]
din09[29] => mux_4x1_32bit:31.B[29]
din09[30] => mux_4x1_32bit:31.B[30]
din09[31] => mux_4x1_32bit:31.B[31]
din10[0] => mux_4x1_32bit:31.C[0]
din10[1] => mux_4x1_32bit:31.C[1]
din10[2] => mux_4x1_32bit:31.C[2]
din10[3] => mux_4x1_32bit:31.C[3]
din10[4] => mux_4x1_32bit:31.C[4]
din10[5] => mux_4x1_32bit:31.C[5]
din10[6] => mux_4x1_32bit:31.C[6]
din10[7] => mux_4x1_32bit:31.C[7]
din10[8] => mux_4x1_32bit:31.C[8]
din10[9] => mux_4x1_32bit:31.C[9]
din10[10] => mux_4x1_32bit:31.C[10]
din10[11] => mux_4x1_32bit:31.C[11]
din10[12] => mux_4x1_32bit:31.C[12]
din10[13] => mux_4x1_32bit:31.C[13]
din10[14] => mux_4x1_32bit:31.C[14]
din10[15] => mux_4x1_32bit:31.C[15]
din10[16] => mux_4x1_32bit:31.C[16]
din10[17] => mux_4x1_32bit:31.C[17]
din10[18] => mux_4x1_32bit:31.C[18]
din10[19] => mux_4x1_32bit:31.C[19]
din10[20] => mux_4x1_32bit:31.C[20]
din10[21] => mux_4x1_32bit:31.C[21]
din10[22] => mux_4x1_32bit:31.C[22]
din10[23] => mux_4x1_32bit:31.C[23]
din10[24] => mux_4x1_32bit:31.C[24]
din10[25] => mux_4x1_32bit:31.C[25]
din10[26] => mux_4x1_32bit:31.C[26]
din10[27] => mux_4x1_32bit:31.C[27]
din10[28] => mux_4x1_32bit:31.C[28]
din10[29] => mux_4x1_32bit:31.C[29]
din10[30] => mux_4x1_32bit:31.C[30]
din10[31] => mux_4x1_32bit:31.C[31]
din11[0] => mux_4x1_32bit:31.D[0]
din11[1] => mux_4x1_32bit:31.D[1]
din11[2] => mux_4x1_32bit:31.D[2]
din11[3] => mux_4x1_32bit:31.D[3]
din11[4] => mux_4x1_32bit:31.D[4]
din11[5] => mux_4x1_32bit:31.D[5]
din11[6] => mux_4x1_32bit:31.D[6]
din11[7] => mux_4x1_32bit:31.D[7]
din11[8] => mux_4x1_32bit:31.D[8]
din11[9] => mux_4x1_32bit:31.D[9]
din11[10] => mux_4x1_32bit:31.D[10]
din11[11] => mux_4x1_32bit:31.D[11]
din11[12] => mux_4x1_32bit:31.D[12]
din11[13] => mux_4x1_32bit:31.D[13]
din11[14] => mux_4x1_32bit:31.D[14]
din11[15] => mux_4x1_32bit:31.D[15]
din11[16] => mux_4x1_32bit:31.D[16]
din11[17] => mux_4x1_32bit:31.D[17]
din11[18] => mux_4x1_32bit:31.D[18]
din11[19] => mux_4x1_32bit:31.D[19]
din11[20] => mux_4x1_32bit:31.D[20]
din11[21] => mux_4x1_32bit:31.D[21]
din11[22] => mux_4x1_32bit:31.D[22]
din11[23] => mux_4x1_32bit:31.D[23]
din11[24] => mux_4x1_32bit:31.D[24]
din11[25] => mux_4x1_32bit:31.D[25]
din11[26] => mux_4x1_32bit:31.D[26]
din11[27] => mux_4x1_32bit:31.D[27]
din11[28] => mux_4x1_32bit:31.D[28]
din11[29] => mux_4x1_32bit:31.D[29]
din11[30] => mux_4x1_32bit:31.D[30]
din11[31] => mux_4x1_32bit:31.D[31]
din12[0] => mux_4x1_32bit:30.A[0]
din12[1] => mux_4x1_32bit:30.A[1]
din12[2] => mux_4x1_32bit:30.A[2]
din12[3] => mux_4x1_32bit:30.A[3]
din12[4] => mux_4x1_32bit:30.A[4]
din12[5] => mux_4x1_32bit:30.A[5]
din12[6] => mux_4x1_32bit:30.A[6]
din12[7] => mux_4x1_32bit:30.A[7]
din12[8] => mux_4x1_32bit:30.A[8]
din12[9] => mux_4x1_32bit:30.A[9]
din12[10] => mux_4x1_32bit:30.A[10]
din12[11] => mux_4x1_32bit:30.A[11]
din12[12] => mux_4x1_32bit:30.A[12]
din12[13] => mux_4x1_32bit:30.A[13]
din12[14] => mux_4x1_32bit:30.A[14]
din12[15] => mux_4x1_32bit:30.A[15]
din12[16] => mux_4x1_32bit:30.A[16]
din12[17] => mux_4x1_32bit:30.A[17]
din12[18] => mux_4x1_32bit:30.A[18]
din12[19] => mux_4x1_32bit:30.A[19]
din12[20] => mux_4x1_32bit:30.A[20]
din12[21] => mux_4x1_32bit:30.A[21]
din12[22] => mux_4x1_32bit:30.A[22]
din12[23] => mux_4x1_32bit:30.A[23]
din12[24] => mux_4x1_32bit:30.A[24]
din12[25] => mux_4x1_32bit:30.A[25]
din12[26] => mux_4x1_32bit:30.A[26]
din12[27] => mux_4x1_32bit:30.A[27]
din12[28] => mux_4x1_32bit:30.A[28]
din12[29] => mux_4x1_32bit:30.A[29]
din12[30] => mux_4x1_32bit:30.A[30]
din12[31] => mux_4x1_32bit:30.A[31]
din13[0] => mux_4x1_32bit:30.B[0]
din13[1] => mux_4x1_32bit:30.B[1]
din13[2] => mux_4x1_32bit:30.B[2]
din13[3] => mux_4x1_32bit:30.B[3]
din13[4] => mux_4x1_32bit:30.B[4]
din13[5] => mux_4x1_32bit:30.B[5]
din13[6] => mux_4x1_32bit:30.B[6]
din13[7] => mux_4x1_32bit:30.B[7]
din13[8] => mux_4x1_32bit:30.B[8]
din13[9] => mux_4x1_32bit:30.B[9]
din13[10] => mux_4x1_32bit:30.B[10]
din13[11] => mux_4x1_32bit:30.B[11]
din13[12] => mux_4x1_32bit:30.B[12]
din13[13] => mux_4x1_32bit:30.B[13]
din13[14] => mux_4x1_32bit:30.B[14]
din13[15] => mux_4x1_32bit:30.B[15]
din13[16] => mux_4x1_32bit:30.B[16]
din13[17] => mux_4x1_32bit:30.B[17]
din13[18] => mux_4x1_32bit:30.B[18]
din13[19] => mux_4x1_32bit:30.B[19]
din13[20] => mux_4x1_32bit:30.B[20]
din13[21] => mux_4x1_32bit:30.B[21]
din13[22] => mux_4x1_32bit:30.B[22]
din13[23] => mux_4x1_32bit:30.B[23]
din13[24] => mux_4x1_32bit:30.B[24]
din13[25] => mux_4x1_32bit:30.B[25]
din13[26] => mux_4x1_32bit:30.B[26]
din13[27] => mux_4x1_32bit:30.B[27]
din13[28] => mux_4x1_32bit:30.B[28]
din13[29] => mux_4x1_32bit:30.B[29]
din13[30] => mux_4x1_32bit:30.B[30]
din13[31] => mux_4x1_32bit:30.B[31]
din14[0] => mux_4x1_32bit:30.C[0]
din14[1] => mux_4x1_32bit:30.C[1]
din14[2] => mux_4x1_32bit:30.C[2]
din14[3] => mux_4x1_32bit:30.C[3]
din14[4] => mux_4x1_32bit:30.C[4]
din14[5] => mux_4x1_32bit:30.C[5]
din14[6] => mux_4x1_32bit:30.C[6]
din14[7] => mux_4x1_32bit:30.C[7]
din14[8] => mux_4x1_32bit:30.C[8]
din14[9] => mux_4x1_32bit:30.C[9]
din14[10] => mux_4x1_32bit:30.C[10]
din14[11] => mux_4x1_32bit:30.C[11]
din14[12] => mux_4x1_32bit:30.C[12]
din14[13] => mux_4x1_32bit:30.C[13]
din14[14] => mux_4x1_32bit:30.C[14]
din14[15] => mux_4x1_32bit:30.C[15]
din14[16] => mux_4x1_32bit:30.C[16]
din14[17] => mux_4x1_32bit:30.C[17]
din14[18] => mux_4x1_32bit:30.C[18]
din14[19] => mux_4x1_32bit:30.C[19]
din14[20] => mux_4x1_32bit:30.C[20]
din14[21] => mux_4x1_32bit:30.C[21]
din14[22] => mux_4x1_32bit:30.C[22]
din14[23] => mux_4x1_32bit:30.C[23]
din14[24] => mux_4x1_32bit:30.C[24]
din14[25] => mux_4x1_32bit:30.C[25]
din14[26] => mux_4x1_32bit:30.C[26]
din14[27] => mux_4x1_32bit:30.C[27]
din14[28] => mux_4x1_32bit:30.C[28]
din14[29] => mux_4x1_32bit:30.C[29]
din14[30] => mux_4x1_32bit:30.C[30]
din14[31] => mux_4x1_32bit:30.C[31]
din15[0] => mux_4x1_32bit:30.D[0]
din15[1] => mux_4x1_32bit:30.D[1]
din15[2] => mux_4x1_32bit:30.D[2]
din15[3] => mux_4x1_32bit:30.D[3]
din15[4] => mux_4x1_32bit:30.D[4]
din15[5] => mux_4x1_32bit:30.D[5]
din15[6] => mux_4x1_32bit:30.D[6]
din15[7] => mux_4x1_32bit:30.D[7]
din15[8] => mux_4x1_32bit:30.D[8]
din15[9] => mux_4x1_32bit:30.D[9]
din15[10] => mux_4x1_32bit:30.D[10]
din15[11] => mux_4x1_32bit:30.D[11]
din15[12] => mux_4x1_32bit:30.D[12]
din15[13] => mux_4x1_32bit:30.D[13]
din15[14] => mux_4x1_32bit:30.D[14]
din15[15] => mux_4x1_32bit:30.D[15]
din15[16] => mux_4x1_32bit:30.D[16]
din15[17] => mux_4x1_32bit:30.D[17]
din15[18] => mux_4x1_32bit:30.D[18]
din15[19] => mux_4x1_32bit:30.D[19]
din15[20] => mux_4x1_32bit:30.D[20]
din15[21] => mux_4x1_32bit:30.D[21]
din15[22] => mux_4x1_32bit:30.D[22]
din15[23] => mux_4x1_32bit:30.D[23]
din15[24] => mux_4x1_32bit:30.D[24]
din15[25] => mux_4x1_32bit:30.D[25]
din15[26] => mux_4x1_32bit:30.D[26]
din15[27] => mux_4x1_32bit:30.D[27]
din15[28] => mux_4x1_32bit:30.D[28]
din15[29] => mux_4x1_32bit:30.D[29]
din15[30] => mux_4x1_32bit:30.D[30]
din15[31] => mux_4x1_32bit:30.D[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:28|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:29|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:31|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30
S[0] <= mux_2x1_32bit:25.S[0]
S[1] <= mux_2x1_32bit:25.S[1]
S[2] <= mux_2x1_32bit:25.S[2]
S[3] <= mux_2x1_32bit:25.S[3]
S[4] <= mux_2x1_32bit:25.S[4]
S[5] <= mux_2x1_32bit:25.S[5]
S[6] <= mux_2x1_32bit:25.S[6]
S[7] <= mux_2x1_32bit:25.S[7]
S[8] <= mux_2x1_32bit:25.S[8]
S[9] <= mux_2x1_32bit:25.S[9]
S[10] <= mux_2x1_32bit:25.S[10]
S[11] <= mux_2x1_32bit:25.S[11]
S[12] <= mux_2x1_32bit:25.S[12]
S[13] <= mux_2x1_32bit:25.S[13]
S[14] <= mux_2x1_32bit:25.S[14]
S[15] <= mux_2x1_32bit:25.S[15]
S[16] <= mux_2x1_32bit:25.S[16]
S[17] <= mux_2x1_32bit:25.S[17]
S[18] <= mux_2x1_32bit:25.S[18]
S[19] <= mux_2x1_32bit:25.S[19]
S[20] <= mux_2x1_32bit:25.S[20]
S[21] <= mux_2x1_32bit:25.S[21]
S[22] <= mux_2x1_32bit:25.S[22]
S[23] <= mux_2x1_32bit:25.S[23]
S[24] <= mux_2x1_32bit:25.S[24]
S[25] <= mux_2x1_32bit:25.S[25]
S[26] <= mux_2x1_32bit:25.S[26]
S[27] <= mux_2x1_32bit:25.S[27]
S[28] <= mux_2x1_32bit:25.S[28]
S[29] <= mux_2x1_32bit:25.S[29]
S[30] <= mux_2x1_32bit:25.S[30]
S[31] <= mux_2x1_32bit:25.S[31]
sel[0] => mux_2x1_32bit:23.sel
sel[0] => mux_2x1_32bit:24.sel
sel[1] => mux_2x1_32bit:25.sel
A[0] => mux_2x1_32bit:23.A[0]
A[1] => mux_2x1_32bit:23.A[1]
A[2] => mux_2x1_32bit:23.A[2]
A[3] => mux_2x1_32bit:23.A[3]
A[4] => mux_2x1_32bit:23.A[4]
A[5] => mux_2x1_32bit:23.A[5]
A[6] => mux_2x1_32bit:23.A[6]
A[7] => mux_2x1_32bit:23.A[7]
A[8] => mux_2x1_32bit:23.A[8]
A[9] => mux_2x1_32bit:23.A[9]
A[10] => mux_2x1_32bit:23.A[10]
A[11] => mux_2x1_32bit:23.A[11]
A[12] => mux_2x1_32bit:23.A[12]
A[13] => mux_2x1_32bit:23.A[13]
A[14] => mux_2x1_32bit:23.A[14]
A[15] => mux_2x1_32bit:23.A[15]
A[16] => mux_2x1_32bit:23.A[16]
A[17] => mux_2x1_32bit:23.A[17]
A[18] => mux_2x1_32bit:23.A[18]
A[19] => mux_2x1_32bit:23.A[19]
A[20] => mux_2x1_32bit:23.A[20]
A[21] => mux_2x1_32bit:23.A[21]
A[22] => mux_2x1_32bit:23.A[22]
A[23] => mux_2x1_32bit:23.A[23]
A[24] => mux_2x1_32bit:23.A[24]
A[25] => mux_2x1_32bit:23.A[25]
A[26] => mux_2x1_32bit:23.A[26]
A[27] => mux_2x1_32bit:23.A[27]
A[28] => mux_2x1_32bit:23.A[28]
A[29] => mux_2x1_32bit:23.A[29]
A[30] => mux_2x1_32bit:23.A[30]
A[31] => mux_2x1_32bit:23.A[31]
B[0] => mux_2x1_32bit:23.B[0]
B[1] => mux_2x1_32bit:23.B[1]
B[2] => mux_2x1_32bit:23.B[2]
B[3] => mux_2x1_32bit:23.B[3]
B[4] => mux_2x1_32bit:23.B[4]
B[5] => mux_2x1_32bit:23.B[5]
B[6] => mux_2x1_32bit:23.B[6]
B[7] => mux_2x1_32bit:23.B[7]
B[8] => mux_2x1_32bit:23.B[8]
B[9] => mux_2x1_32bit:23.B[9]
B[10] => mux_2x1_32bit:23.B[10]
B[11] => mux_2x1_32bit:23.B[11]
B[12] => mux_2x1_32bit:23.B[12]
B[13] => mux_2x1_32bit:23.B[13]
B[14] => mux_2x1_32bit:23.B[14]
B[15] => mux_2x1_32bit:23.B[15]
B[16] => mux_2x1_32bit:23.B[16]
B[17] => mux_2x1_32bit:23.B[17]
B[18] => mux_2x1_32bit:23.B[18]
B[19] => mux_2x1_32bit:23.B[19]
B[20] => mux_2x1_32bit:23.B[20]
B[21] => mux_2x1_32bit:23.B[21]
B[22] => mux_2x1_32bit:23.B[22]
B[23] => mux_2x1_32bit:23.B[23]
B[24] => mux_2x1_32bit:23.B[24]
B[25] => mux_2x1_32bit:23.B[25]
B[26] => mux_2x1_32bit:23.B[26]
B[27] => mux_2x1_32bit:23.B[27]
B[28] => mux_2x1_32bit:23.B[28]
B[29] => mux_2x1_32bit:23.B[29]
B[30] => mux_2x1_32bit:23.B[30]
B[31] => mux_2x1_32bit:23.B[31]
C[0] => mux_2x1_32bit:24.A[0]
C[1] => mux_2x1_32bit:24.A[1]
C[2] => mux_2x1_32bit:24.A[2]
C[3] => mux_2x1_32bit:24.A[3]
C[4] => mux_2x1_32bit:24.A[4]
C[5] => mux_2x1_32bit:24.A[5]
C[6] => mux_2x1_32bit:24.A[6]
C[7] => mux_2x1_32bit:24.A[7]
C[8] => mux_2x1_32bit:24.A[8]
C[9] => mux_2x1_32bit:24.A[9]
C[10] => mux_2x1_32bit:24.A[10]
C[11] => mux_2x1_32bit:24.A[11]
C[12] => mux_2x1_32bit:24.A[12]
C[13] => mux_2x1_32bit:24.A[13]
C[14] => mux_2x1_32bit:24.A[14]
C[15] => mux_2x1_32bit:24.A[15]
C[16] => mux_2x1_32bit:24.A[16]
C[17] => mux_2x1_32bit:24.A[17]
C[18] => mux_2x1_32bit:24.A[18]
C[19] => mux_2x1_32bit:24.A[19]
C[20] => mux_2x1_32bit:24.A[20]
C[21] => mux_2x1_32bit:24.A[21]
C[22] => mux_2x1_32bit:24.A[22]
C[23] => mux_2x1_32bit:24.A[23]
C[24] => mux_2x1_32bit:24.A[24]
C[25] => mux_2x1_32bit:24.A[25]
C[26] => mux_2x1_32bit:24.A[26]
C[27] => mux_2x1_32bit:24.A[27]
C[28] => mux_2x1_32bit:24.A[28]
C[29] => mux_2x1_32bit:24.A[29]
C[30] => mux_2x1_32bit:24.A[30]
C[31] => mux_2x1_32bit:24.A[31]
D[0] => mux_2x1_32bit:24.B[0]
D[1] => mux_2x1_32bit:24.B[1]
D[2] => mux_2x1_32bit:24.B[2]
D[3] => mux_2x1_32bit:24.B[3]
D[4] => mux_2x1_32bit:24.B[4]
D[5] => mux_2x1_32bit:24.B[5]
D[6] => mux_2x1_32bit:24.B[6]
D[7] => mux_2x1_32bit:24.B[7]
D[8] => mux_2x1_32bit:24.B[8]
D[9] => mux_2x1_32bit:24.B[9]
D[10] => mux_2x1_32bit:24.B[10]
D[11] => mux_2x1_32bit:24.B[11]
D[12] => mux_2x1_32bit:24.B[12]
D[13] => mux_2x1_32bit:24.B[13]
D[14] => mux_2x1_32bit:24.B[14]
D[15] => mux_2x1_32bit:24.B[15]
D[16] => mux_2x1_32bit:24.B[16]
D[17] => mux_2x1_32bit:24.B[17]
D[18] => mux_2x1_32bit:24.B[18]
D[19] => mux_2x1_32bit:24.B[19]
D[20] => mux_2x1_32bit:24.B[20]
D[21] => mux_2x1_32bit:24.B[21]
D[22] => mux_2x1_32bit:24.B[22]
D[23] => mux_2x1_32bit:24.B[23]
D[24] => mux_2x1_32bit:24.B[24]
D[25] => mux_2x1_32bit:24.B[25]
D[26] => mux_2x1_32bit:24.B[26]
D[27] => mux_2x1_32bit:24.B[27]
D[28] => mux_2x1_32bit:24.B[28]
D[29] => mux_2x1_32bit:24.B[29]
D[30] => mux_2x1_32bit:24.B[30]
D[31] => mux_2x1_32bit:24.B[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:19|mux_4x1_32bit:30|mux_2x1_32bit:24|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:53
S[0] <= mux_2x1_1bit:22.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:22.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:25.sel
sel => mux_2x1_1bit:26.sel
A[0] => mux_2x1_1bit:22.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:22.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:22
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|lpm_constant1:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]


|mips_mono|lpm_constant1:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>


|mips_mono|mux_2x1_5bit:52
S[0] <= mux_2x1_1bit:22.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:22.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:25.sel
sel => mux_2x1_1bit:26.sel
A[0] => mux_2x1_1bit:22.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:22.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:22
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:50
S[0] <= mux_2x1_1bit:22.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:22.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:25.sel
sel => mux_2x1_1bit:26.sel
A[0] => mux_2x1_1bit:22.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:22.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:22
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:33|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|data_memory:DataMemory
dout[0] <= ram:MemoriaRAM.q[0]
dout[1] <= ram:MemoriaRAM.q[1]
dout[2] <= ram:MemoriaRAM.q[2]
dout[3] <= ram:MemoriaRAM.q[3]
dout[4] <= ram:MemoriaRAM.q[4]
dout[5] <= ram:MemoriaRAM.q[5]
dout[6] <= ram:MemoriaRAM.q[6]
dout[7] <= ram:MemoriaRAM.q[7]
dout[8] <= ram:MemoriaRAM.q[8]
dout[9] <= ram:MemoriaRAM.q[9]
dout[10] <= ram:MemoriaRAM.q[10]
dout[11] <= ram:MemoriaRAM.q[11]
dout[12] <= ram:MemoriaRAM.q[12]
dout[13] <= ram:MemoriaRAM.q[13]
dout[14] <= ram:MemoriaRAM.q[14]
dout[15] <= ram:MemoriaRAM.q[15]
dout[16] <= ram:MemoriaRAM.q[16]
dout[17] <= ram:MemoriaRAM.q[17]
dout[18] <= ram:MemoriaRAM.q[18]
dout[19] <= ram:MemoriaRAM.q[19]
dout[20] <= ram:MemoriaRAM.q[20]
dout[21] <= ram:MemoriaRAM.q[21]
dout[22] <= ram:MemoriaRAM.q[22]
dout[23] <= ram:MemoriaRAM.q[23]
dout[24] <= ram:MemoriaRAM.q[24]
dout[25] <= ram:MemoriaRAM.q[25]
dout[26] <= ram:MemoriaRAM.q[26]
dout[27] <= ram:MemoriaRAM.q[27]
dout[28] <= ram:MemoriaRAM.q[28]
dout[29] <= ram:MemoriaRAM.q[29]
dout[30] <= ram:MemoriaRAM.q[30]
dout[31] <= ram:MemoriaRAM.q[31]
write => ram:MemoriaRAM.wren
clk => ram:MemoriaRAM.clock
address[0] => lpm_add_sub1:inst.dataa[0]
address[1] => lpm_add_sub1:inst.dataa[1]
address[2] => lpm_add_sub1:inst.dataa[2]
address[3] => lpm_add_sub1:inst.dataa[3]
address[4] => lpm_add_sub1:inst.dataa[4]
address[5] => lpm_add_sub1:inst.dataa[5]
address[6] => lpm_add_sub1:inst.dataa[6]
address[7] => lpm_add_sub1:inst.dataa[7]
address[8] => lpm_add_sub1:inst.dataa[8]
address[9] => lpm_add_sub1:inst.dataa[9]
address[10] => lpm_add_sub1:inst.dataa[10]
address[11] => lpm_add_sub1:inst.dataa[11]
address[12] => lpm_add_sub1:inst.dataa[12]
address[13] => lpm_add_sub1:inst.dataa[13]
address[14] => lpm_add_sub1:inst.dataa[14]
address[15] => lpm_add_sub1:inst.dataa[15]
address[16] => lpm_add_sub1:inst.dataa[16]
address[17] => lpm_add_sub1:inst.dataa[17]
address[18] => lpm_add_sub1:inst.dataa[18]
address[19] => lpm_add_sub1:inst.dataa[19]
address[20] => lpm_add_sub1:inst.dataa[20]
address[21] => lpm_add_sub1:inst.dataa[21]
address[22] => lpm_add_sub1:inst.dataa[22]
address[23] => lpm_add_sub1:inst.dataa[23]
address[24] => lpm_add_sub1:inst.dataa[24]
address[25] => lpm_add_sub1:inst.dataa[25]
address[26] => lpm_add_sub1:inst.dataa[26]
address[27] => lpm_add_sub1:inst.dataa[27]
address[28] => lpm_add_sub1:inst.dataa[28]
address[29] => lpm_add_sub1:inst.dataa[29]
address[30] => lpm_add_sub1:inst.dataa[30]
address[31] => lpm_add_sub1:inst.dataa[31]
din[0] => ram:MemoriaRAM.data[0]
din[1] => ram:MemoriaRAM.data[1]
din[2] => ram:MemoriaRAM.data[2]
din[3] => ram:MemoriaRAM.data[3]
din[4] => ram:MemoriaRAM.data[4]
din[5] => ram:MemoriaRAM.data[5]
din[6] => ram:MemoriaRAM.data[6]
din[7] => ram:MemoriaRAM.data[7]
din[8] => ram:MemoriaRAM.data[8]
din[9] => ram:MemoriaRAM.data[9]
din[10] => ram:MemoriaRAM.data[10]
din[11] => ram:MemoriaRAM.data[11]
din[12] => ram:MemoriaRAM.data[12]
din[13] => ram:MemoriaRAM.data[13]
din[14] => ram:MemoriaRAM.data[14]
din[15] => ram:MemoriaRAM.data[15]
din[16] => ram:MemoriaRAM.data[16]
din[17] => ram:MemoriaRAM.data[17]
din[18] => ram:MemoriaRAM.data[18]
din[19] => ram:MemoriaRAM.data[19]
din[20] => ram:MemoriaRAM.data[20]
din[21] => ram:MemoriaRAM.data[21]
din[22] => ram:MemoriaRAM.data[22]
din[23] => ram:MemoriaRAM.data[23]
din[24] => ram:MemoriaRAM.data[24]
din[25] => ram:MemoriaRAM.data[25]
din[26] => ram:MemoriaRAM.data[26]
din[27] => ram:MemoriaRAM.data[27]
din[28] => ram:MemoriaRAM.data[28]
din[29] => ram:MemoriaRAM.data[29]
din[30] => ram:MemoriaRAM.data[30]
din[31] => ram:MemoriaRAM.data[31]


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component
wren_a => altsyncram_nje1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nje1:auto_generated.data_a[0]
data_a[1] => altsyncram_nje1:auto_generated.data_a[1]
data_a[2] => altsyncram_nje1:auto_generated.data_a[2]
data_a[3] => altsyncram_nje1:auto_generated.data_a[3]
data_a[4] => altsyncram_nje1:auto_generated.data_a[4]
data_a[5] => altsyncram_nje1:auto_generated.data_a[5]
data_a[6] => altsyncram_nje1:auto_generated.data_a[6]
data_a[7] => altsyncram_nje1:auto_generated.data_a[7]
data_a[8] => altsyncram_nje1:auto_generated.data_a[8]
data_a[9] => altsyncram_nje1:auto_generated.data_a[9]
data_a[10] => altsyncram_nje1:auto_generated.data_a[10]
data_a[11] => altsyncram_nje1:auto_generated.data_a[11]
data_a[12] => altsyncram_nje1:auto_generated.data_a[12]
data_a[13] => altsyncram_nje1:auto_generated.data_a[13]
data_a[14] => altsyncram_nje1:auto_generated.data_a[14]
data_a[15] => altsyncram_nje1:auto_generated.data_a[15]
data_a[16] => altsyncram_nje1:auto_generated.data_a[16]
data_a[17] => altsyncram_nje1:auto_generated.data_a[17]
data_a[18] => altsyncram_nje1:auto_generated.data_a[18]
data_a[19] => altsyncram_nje1:auto_generated.data_a[19]
data_a[20] => altsyncram_nje1:auto_generated.data_a[20]
data_a[21] => altsyncram_nje1:auto_generated.data_a[21]
data_a[22] => altsyncram_nje1:auto_generated.data_a[22]
data_a[23] => altsyncram_nje1:auto_generated.data_a[23]
data_a[24] => altsyncram_nje1:auto_generated.data_a[24]
data_a[25] => altsyncram_nje1:auto_generated.data_a[25]
data_a[26] => altsyncram_nje1:auto_generated.data_a[26]
data_a[27] => altsyncram_nje1:auto_generated.data_a[27]
data_a[28] => altsyncram_nje1:auto_generated.data_a[28]
data_a[29] => altsyncram_nje1:auto_generated.data_a[29]
data_a[30] => altsyncram_nje1:auto_generated.data_a[30]
data_a[31] => altsyncram_nje1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nje1:auto_generated.address_a[0]
address_a[1] => altsyncram_nje1:auto_generated.address_a[1]
address_a[2] => altsyncram_nje1:auto_generated.address_a[2]
address_a[3] => altsyncram_nje1:auto_generated.address_a[3]
address_a[4] => altsyncram_nje1:auto_generated.address_a[4]
address_a[5] => altsyncram_nje1:auto_generated.address_a[5]
address_a[6] => altsyncram_nje1:auto_generated.address_a[6]
address_a[7] => altsyncram_nje1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nje1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nje1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nje1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nje1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nje1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nje1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nje1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nje1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nje1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nje1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nje1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nje1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nje1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nje1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nje1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nje1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nje1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nje1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nje1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nje1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nje1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nje1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nje1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nje1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nje1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nje1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nje1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nje1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nje1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nje1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nje1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nje1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nje1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
dataa[17] => add_sub_eqh:auto_generated.dataa[17]
dataa[18] => add_sub_eqh:auto_generated.dataa[18]
dataa[19] => add_sub_eqh:auto_generated.dataa[19]
dataa[20] => add_sub_eqh:auto_generated.dataa[20]
dataa[21] => add_sub_eqh:auto_generated.dataa[21]
dataa[22] => add_sub_eqh:auto_generated.dataa[22]
dataa[23] => add_sub_eqh:auto_generated.dataa[23]
dataa[24] => add_sub_eqh:auto_generated.dataa[24]
dataa[25] => add_sub_eqh:auto_generated.dataa[25]
dataa[26] => add_sub_eqh:auto_generated.dataa[26]
dataa[27] => add_sub_eqh:auto_generated.dataa[27]
dataa[28] => add_sub_eqh:auto_generated.dataa[28]
dataa[29] => add_sub_eqh:auto_generated.dataa[29]
dataa[30] => add_sub_eqh:auto_generated.dataa[30]
dataa[31] => add_sub_eqh:auto_generated.dataa[31]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
datab[17] => add_sub_eqh:auto_generated.datab[17]
datab[18] => add_sub_eqh:auto_generated.datab[18]
datab[19] => add_sub_eqh:auto_generated.datab[19]
datab[20] => add_sub_eqh:auto_generated.datab[20]
datab[21] => add_sub_eqh:auto_generated.datab[21]
datab[22] => add_sub_eqh:auto_generated.datab[22]
datab[23] => add_sub_eqh:auto_generated.datab[23]
datab[24] => add_sub_eqh:auto_generated.datab[24]
datab[25] => add_sub_eqh:auto_generated.datab[25]
datab[26] => add_sub_eqh:auto_generated.datab[26]
datab[27] => add_sub_eqh:auto_generated.datab[27]
datab[28] => add_sub_eqh:auto_generated.datab[28]
datab[29] => add_sub_eqh:auto_generated.datab[29]
datab[30] => add_sub_eqh:auto_generated.datab[30]
datab[31] => add_sub_eqh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
result[17] <= add_sub_eqh:auto_generated.result[17]
result[18] <= add_sub_eqh:auto_generated.result[18]
result[19] <= add_sub_eqh:auto_generated.result[19]
result[20] <= add_sub_eqh:auto_generated.result[20]
result[21] <= add_sub_eqh:auto_generated.result[21]
result[22] <= add_sub_eqh:auto_generated.result[22]
result[23] <= add_sub_eqh:auto_generated.result[23]
result[24] <= add_sub_eqh:auto_generated.result[24]
result[25] <= add_sub_eqh:auto_generated.result[25]
result[26] <= add_sub_eqh:auto_generated.result[26]
result[27] <= add_sub_eqh:auto_generated.result[27]
result[28] <= add_sub_eqh:auto_generated.result[28]
result[29] <= add_sub_eqh:auto_generated.result[29]
result[30] <= add_sub_eqh:auto_generated.result[30]
result[31] <= add_sub_eqh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18
Resultado[0] <= full_adder:147.S
Resultado[1] <= full_adder:148.S
Resultado[2] <= full_adder:150.S
Resultado[3] <= full_adder:149.S
Resultado[4] <= full_adder:152.S
Resultado[5] <= full_adder:151.S
Resultado[6] <= full_adder:154.S
Resultado[7] <= full_adder:153.S
Resultado[8] <= full_adder:162.S
Resultado[9] <= full_adder:161.S
Resultado[10] <= full_adder:160.S
Resultado[11] <= full_adder:159.S
Resultado[12] <= full_adder:158.S
Resultado[13] <= full_adder:157.S
Resultado[14] <= full_adder:156.S
Resultado[15] <= full_adder:155.S
Resultado[16] <= full_adder:170.S
Resultado[17] <= full_adder:169.S
Resultado[18] <= full_adder:168.S
Resultado[19] <= full_adder:167.S
Resultado[20] <= full_adder:166.S
Resultado[21] <= full_adder:165.S
Resultado[22] <= full_adder:164.S
Resultado[23] <= full_adder:163.S
Resultado[24] <= full_adder:178.S
Resultado[25] <= full_adder:177.S
Resultado[26] <= full_adder:176.S
Resultado[27] <= full_adder:175.S
Resultado[28] <= full_adder:174.S
Resultado[29] <= full_adder:173.S
Resultado[30] <= full_adder:172.S
Resultado[31] <= full_adder:171.S
b[0] => full_adder:147.B
b[1] => full_adder:148.B
b[2] => full_adder:150.B
b[3] => full_adder:149.B
b[4] => full_adder:152.B
b[5] => full_adder:151.B
b[6] => full_adder:154.B
b[7] => full_adder:153.B
b[8] => full_adder:162.B
b[9] => full_adder:161.B
b[10] => full_adder:160.B
b[11] => full_adder:159.B
b[12] => full_adder:158.B
b[13] => full_adder:157.B
b[14] => full_adder:156.B
b[15] => full_adder:155.B
b[16] => full_adder:170.B
b[17] => full_adder:169.B
b[18] => full_adder:168.B
b[19] => full_adder:167.B
b[20] => full_adder:166.B
b[21] => full_adder:165.B
b[22] => full_adder:164.B
b[23] => full_adder:163.B
b[24] => full_adder:178.B
b[25] => full_adder:177.B
b[26] => full_adder:176.B
b[27] => full_adder:175.B
b[28] => full_adder:174.B
b[29] => full_adder:173.B
b[30] => full_adder:172.B
b[31] => full_adder:171.B
a[0] => full_adder:147.A
a[1] => full_adder:148.A
a[2] => full_adder:150.A
a[3] => full_adder:149.A
a[4] => full_adder:152.A
a[5] => full_adder:151.A
a[6] => full_adder:154.A
a[7] => full_adder:153.A
a[8] => full_adder:162.A
a[9] => full_adder:161.A
a[10] => full_adder:160.A
a[11] => full_adder:159.A
a[12] => full_adder:158.A
a[13] => full_adder:157.A
a[14] => full_adder:156.A
a[15] => full_adder:155.A
a[16] => full_adder:170.A
a[17] => full_adder:169.A
a[18] => full_adder:168.A
a[19] => full_adder:167.A
a[20] => full_adder:166.A
a[21] => full_adder:165.A
a[22] => full_adder:164.A
a[23] => full_adder:163.A
a[24] => full_adder:178.A
a[25] => full_adder:177.A
a[26] => full_adder:176.A
a[27] => full_adder:175.A
a[28] => full_adder:174.A
a[29] => full_adder:173.A
a[30] => full_adder:172.A
a[31] => full_adder:171.A


|mips_mono|adder_32bit:18|full_adder:178
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:163
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:164
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:165
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:166
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:167
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:168
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:169
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:170
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:155
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:156
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:157
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:158
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:159
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:160
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:161
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:162
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:153
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:154
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:151
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:152
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:149
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:150
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:148
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:147
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:177
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:176
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:175
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:174
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:173
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:172
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:18|full_adder:171
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|lpm_constant:48
result[0] <= lpm_constant_5j4:ag.result[0]
result[1] <= lpm_constant_5j4:ag.result[1]
result[2] <= lpm_constant_5j4:ag.result[2]
result[3] <= lpm_constant_5j4:ag.result[3]
result[4] <= lpm_constant_5j4:ag.result[4]
result[5] <= lpm_constant_5j4:ag.result[5]
result[6] <= lpm_constant_5j4:ag.result[6]
result[7] <= lpm_constant_5j4:ag.result[7]
result[8] <= lpm_constant_5j4:ag.result[8]
result[9] <= lpm_constant_5j4:ag.result[9]
result[10] <= lpm_constant_5j4:ag.result[10]
result[11] <= lpm_constant_5j4:ag.result[11]
result[12] <= lpm_constant_5j4:ag.result[12]
result[13] <= lpm_constant_5j4:ag.result[13]
result[14] <= lpm_constant_5j4:ag.result[14]
result[15] <= lpm_constant_5j4:ag.result[15]
result[16] <= lpm_constant_5j4:ag.result[16]
result[17] <= lpm_constant_5j4:ag.result[17]
result[18] <= lpm_constant_5j4:ag.result[18]
result[19] <= lpm_constant_5j4:ag.result[19]
result[20] <= lpm_constant_5j4:ag.result[20]
result[21] <= lpm_constant_5j4:ag.result[21]
result[22] <= lpm_constant_5j4:ag.result[22]
result[23] <= lpm_constant_5j4:ag.result[23]
result[24] <= lpm_constant_5j4:ag.result[24]
result[25] <= lpm_constant_5j4:ag.result[25]
result[26] <= lpm_constant_5j4:ag.result[26]
result[27] <= lpm_constant_5j4:ag.result[27]
result[28] <= lpm_constant_5j4:ag.result[28]
result[29] <= lpm_constant_5j4:ag.result[29]
result[30] <= lpm_constant_5j4:ag.result[30]
result[31] <= lpm_constant_5j4:ag.result[31]


|mips_mono|lpm_constant:48|lpm_constant_5j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|mux_2x1_32bit:177
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|signal_ext_32bit:23
Q[0] <= 150.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 151.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 153.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 156.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 155.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 154.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 162.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 161.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 160.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 159.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 157.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 158.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 166.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 167.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 165.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 164.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 146.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 147.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 148.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 149.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 143.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 142.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 145.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 144.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 138.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 139.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 140.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 141.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 137.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 136.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 135.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 134.DB_MAX_OUTPUT_PORT_TYPE
D[0] => 150.DATAIN
D[1] => 151.DATAIN
D[2] => 153.DATAIN
D[3] => 156.DATAIN
D[4] => 155.DATAIN
D[5] => 154.DATAIN
D[6] => 162.DATAIN
D[7] => 161.DATAIN
D[8] => 160.DATAIN
D[9] => 159.DATAIN
D[10] => 157.DATAIN
D[11] => 158.DATAIN
D[12] => 166.DATAIN
D[13] => 167.DATAIN
D[14] => 165.DATAIN
D[15] => 134.DATAIN
D[15] => 136.DATAIN
D[15] => 135.DATAIN
D[15] => 141.DATAIN
D[15] => 137.DATAIN
D[15] => 139.DATAIN
D[15] => 140.DATAIN
D[15] => 144.DATAIN
D[15] => 138.DATAIN
D[15] => 142.DATAIN
D[15] => 145.DATAIN
D[15] => 149.DATAIN
D[15] => 143.DATAIN
D[15] => 147.DATAIN
D[15] => 148.DATAIN
D[15] => 146.DATAIN
D[15] => 164.DATAIN


|mips_mono|adder_32bit:27
Resultado[0] <= full_adder:147.S
Resultado[1] <= full_adder:148.S
Resultado[2] <= full_adder:150.S
Resultado[3] <= full_adder:149.S
Resultado[4] <= full_adder:152.S
Resultado[5] <= full_adder:151.S
Resultado[6] <= full_adder:154.S
Resultado[7] <= full_adder:153.S
Resultado[8] <= full_adder:162.S
Resultado[9] <= full_adder:161.S
Resultado[10] <= full_adder:160.S
Resultado[11] <= full_adder:159.S
Resultado[12] <= full_adder:158.S
Resultado[13] <= full_adder:157.S
Resultado[14] <= full_adder:156.S
Resultado[15] <= full_adder:155.S
Resultado[16] <= full_adder:170.S
Resultado[17] <= full_adder:169.S
Resultado[18] <= full_adder:168.S
Resultado[19] <= full_adder:167.S
Resultado[20] <= full_adder:166.S
Resultado[21] <= full_adder:165.S
Resultado[22] <= full_adder:164.S
Resultado[23] <= full_adder:163.S
Resultado[24] <= full_adder:178.S
Resultado[25] <= full_adder:177.S
Resultado[26] <= full_adder:176.S
Resultado[27] <= full_adder:175.S
Resultado[28] <= full_adder:174.S
Resultado[29] <= full_adder:173.S
Resultado[30] <= full_adder:172.S
Resultado[31] <= full_adder:171.S
b[0] => full_adder:147.B
b[1] => full_adder:148.B
b[2] => full_adder:150.B
b[3] => full_adder:149.B
b[4] => full_adder:152.B
b[5] => full_adder:151.B
b[6] => full_adder:154.B
b[7] => full_adder:153.B
b[8] => full_adder:162.B
b[9] => full_adder:161.B
b[10] => full_adder:160.B
b[11] => full_adder:159.B
b[12] => full_adder:158.B
b[13] => full_adder:157.B
b[14] => full_adder:156.B
b[15] => full_adder:155.B
b[16] => full_adder:170.B
b[17] => full_adder:169.B
b[18] => full_adder:168.B
b[19] => full_adder:167.B
b[20] => full_adder:166.B
b[21] => full_adder:165.B
b[22] => full_adder:164.B
b[23] => full_adder:163.B
b[24] => full_adder:178.B
b[25] => full_adder:177.B
b[26] => full_adder:176.B
b[27] => full_adder:175.B
b[28] => full_adder:174.B
b[29] => full_adder:173.B
b[30] => full_adder:172.B
b[31] => full_adder:171.B
a[0] => full_adder:147.A
a[1] => full_adder:148.A
a[2] => full_adder:150.A
a[3] => full_adder:149.A
a[4] => full_adder:152.A
a[5] => full_adder:151.A
a[6] => full_adder:154.A
a[7] => full_adder:153.A
a[8] => full_adder:162.A
a[9] => full_adder:161.A
a[10] => full_adder:160.A
a[11] => full_adder:159.A
a[12] => full_adder:158.A
a[13] => full_adder:157.A
a[14] => full_adder:156.A
a[15] => full_adder:155.A
a[16] => full_adder:170.A
a[17] => full_adder:169.A
a[18] => full_adder:168.A
a[19] => full_adder:167.A
a[20] => full_adder:166.A
a[21] => full_adder:165.A
a[22] => full_adder:164.A
a[23] => full_adder:163.A
a[24] => full_adder:178.A
a[25] => full_adder:177.A
a[26] => full_adder:176.A
a[27] => full_adder:175.A
a[28] => full_adder:174.A
a[29] => full_adder:173.A
a[30] => full_adder:172.A
a[31] => full_adder:171.A


|mips_mono|adder_32bit:27|full_adder:178
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:163
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:164
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:165
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:166
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:167
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:168
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:169
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:170
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:155
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:156
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:157
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:158
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:159
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:160
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:161
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:162
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:153
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:154
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:151
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:152
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:149
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:150
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:148
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:147
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:177
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:176
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:175
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:174
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:173
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:172
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder_32bit:27|full_adder:171
Cout <= 38.DB_MAX_OUTPUT_PORT_TYPE
A => 39.IN0
A => 40.IN0
A => 32.IN0
B => 39.IN1
B => 41.IN0
B => 32.IN1
Cin => 41.IN1
Cin => 40.IN1
Cin => 31.IN1
S <= 31.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|2bit_left_shifter_32bit:26
Q[0] <= 150.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 151.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 153.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 156.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 155.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 154.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 162.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 161.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 160.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 159.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 157.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 158.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 166.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 167.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 165.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 164.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 146.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 147.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 148.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 149.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 143.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 142.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 145.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 144.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 138.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 139.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 140.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 141.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 137.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 136.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 135.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 134.DB_MAX_OUTPUT_PORT_TYPE
D[0] => 153.DATAIN
D[1] => 156.DATAIN
D[2] => 155.DATAIN
D[3] => 154.DATAIN
D[4] => 162.DATAIN
D[5] => 161.DATAIN
D[6] => 160.DATAIN
D[7] => 159.DATAIN
D[8] => 157.DATAIN
D[9] => 158.DATAIN
D[10] => 166.DATAIN
D[11] => 167.DATAIN
D[12] => 165.DATAIN
D[13] => 164.DATAIN
D[14] => 146.DATAIN
D[15] => 147.DATAIN
D[16] => 148.DATAIN
D[17] => 149.DATAIN
D[18] => 143.DATAIN
D[19] => 142.DATAIN
D[20] => 145.DATAIN
D[21] => 144.DATAIN
D[22] => 138.DATAIN
D[23] => 139.DATAIN
D[24] => 140.DATAIN
D[25] => 141.DATAIN
D[26] => 137.DATAIN
D[27] => 136.DATAIN
D[28] => 135.DATAIN
D[29] => 134.DATAIN
D[30] => ~NO_FANOUT~
D[31] => ~NO_FANOUT~


|mips_mono|ConcatenadorPro:inst5
Q[0] <= 150.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 151.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 153.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 156.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 155.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 154.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 162.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 161.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 160.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 159.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 157.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 158.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 166.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 167.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 165.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 164.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 146.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 147.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 148.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 149.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 143.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 142.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 145.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 144.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 138.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 139.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 140.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 141.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 137.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 136.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 135.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 134.DB_MAX_OUTPUT_PORT_TYPE
R[0] => ~NO_FANOUT~
R[1] => ~NO_FANOUT~
R[2] => ~NO_FANOUT~
R[3] => ~NO_FANOUT~
R[4] => ~NO_FANOUT~
R[5] => ~NO_FANOUT~
R[6] => ~NO_FANOUT~
R[7] => ~NO_FANOUT~
R[8] => ~NO_FANOUT~
R[9] => ~NO_FANOUT~
R[10] => ~NO_FANOUT~
R[11] => ~NO_FANOUT~
R[12] => ~NO_FANOUT~
R[13] => ~NO_FANOUT~
R[14] => ~NO_FANOUT~
R[15] => ~NO_FANOUT~
R[16] => ~NO_FANOUT~
R[17] => ~NO_FANOUT~
R[18] => ~NO_FANOUT~
R[19] => ~NO_FANOUT~
R[20] => ~NO_FANOUT~
R[21] => ~NO_FANOUT~
R[22] => ~NO_FANOUT~
R[23] => ~NO_FANOUT~
R[24] => ~NO_FANOUT~
R[25] => ~NO_FANOUT~
R[26] => ~NO_FANOUT~
R[27] => ~NO_FANOUT~
R[28] => 137.DATAIN
R[29] => 136.DATAIN
R[30] => 135.DATAIN
R[31] => 134.DATAIN
I[0] => 153.DATAIN
I[1] => 156.DATAIN
I[2] => 155.DATAIN
I[3] => 154.DATAIN
I[4] => 162.DATAIN
I[5] => 161.DATAIN
I[6] => 160.DATAIN
I[7] => 159.DATAIN
I[8] => 157.DATAIN
I[9] => 158.DATAIN
I[10] => 166.DATAIN
I[11] => 167.DATAIN
I[12] => 165.DATAIN
I[13] => 164.DATAIN
I[14] => 146.DATAIN
I[15] => 147.DATAIN
I[16] => 148.DATAIN
I[17] => 149.DATAIN
I[18] => 143.DATAIN
I[19] => 142.DATAIN
I[20] => 145.DATAIN
I[21] => 144.DATAIN
I[22] => 138.DATAIN
I[23] => 139.DATAIN
I[24] => 140.DATAIN
I[25] => 141.DATAIN
I[26] => ~NO_FANOUT~
I[27] => ~NO_FANOUT~
I[28] => ~NO_FANOUT~
I[29] => ~NO_FANOUT~
I[30] => ~NO_FANOUT~
I[31] => ~NO_FANOUT~


|mips_mono|ConcatenadorPro:inst5|lpm_constant0:inst
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]


|mips_mono|ConcatenadorPro:inst5|lpm_constant0:inst|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>


