Protel Design System Design Rule Check
PCB File : C:\Users\Justin\Documents\sumo\hardware\sumo\sumo.PcbDoc
Date     : 21/10/2018
Time     : 8:55:30 AM

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=25.4mm) (Preferred=0.381mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.508mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Pad D9-1(13.208mm,-5.854mm) on Top Layer And Via (11.938mm,-5.08mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad J1-1(6.104mm,-57.136mm) on Top Layer And Via (7.733mm,-57.136mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Pad J1-5(6.104mm,-59.736mm) on Top Layer And Pad J1-7(6.129mm,-60.936mm) on Multi-Layer [Top Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q10-1(22.032mm,-54.88mm) on Top Layer And Pad Q10-3(21.082mm,-56.88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q10-2(20.132mm,-54.88mm) on Top Layer And Pad Q10-3(21.082mm,-56.88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q11-1(20.132mm,-61.69mm) on Top Layer And Pad Q11-3(21.082mm,-59.69mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q11-2(22.032mm,-61.69mm) on Top Layer And Pad Q11-3(21.082mm,-59.69mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q11-3(21.082mm,-59.69mm) on Top Layer And Via (22.032mm,-59.248mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q14-1(4.704mm,-7.62mm) on Top Layer And Pad Q14-3(5.654mm,-5.62mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q14-2(6.604mm,-7.62mm) on Top Layer And Pad Q14-3(5.654mm,-5.62mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q15-1(31.43mm,-39.132mm) on Top Layer And Pad Q15-3(30.48mm,-41.132mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q15-2(29.53mm,-39.132mm) on Top Layer And Pad Q15-3(30.48mm,-41.132mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q3_1-1(42.86mm,-92.202mm) on Top Layer And Pad Q3_1-3(41.91mm,-94.202mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q3_1-2(40.96mm,-92.202mm) on Top Layer And Pad Q3_1-3(41.91mm,-94.202mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q4_1-1(41.59mm,-75.216mm) on Top Layer And Pad Q4_1-3(40.64mm,-77.216mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q4_1-2(39.69mm,-75.216mm) on Top Layer And Pad Q4_1-3(40.64mm,-77.216mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q6_1-1(25.842mm,-75.184mm) on Top Layer And Pad Q6_1-3(24.892mm,-77.184mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Q6_1-2(23.942mm,-75.184mm) on Top Layer And Pad Q6_1-3(24.892mm,-77.184mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.254mm) Between Pad R29-1(23.114mm,-58.916mm) on Top Layer And Via (22.032mm,-59.248mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad R30-1(19.05mm,-57.416mm) on Top Layer And Via (20.066mm,-58.166mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad R30-2(19.05mm,-58.916mm) on Top Layer And Via (20.066mm,-58.166mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U7-1(11.449mm,-54.264mm) on Top Layer And Pad U7-28(12.349mm,-53.364mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-1(11.449mm,-54.264mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-10(13.349mm,-58.164mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-11(13.849mm,-58.164mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-12(14.349mm,-58.164mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-13(14.849mm,-58.164mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U7-14(15.349mm,-58.164mm) on Top Layer And Pad U7-15(16.249mm,-57.264mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-14(15.349mm,-58.164mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-15(16.249mm,-57.264mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-16(16.249mm,-56.764mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-17(16.249mm,-56.264mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-18(16.249mm,-55.764mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-19(16.249mm,-55.264mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-2(11.449mm,-54.764mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-20(16.249mm,-54.764mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U7-21(16.249mm,-54.264mm) on Top Layer And Pad U7-22(15.349mm,-53.364mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-21(16.249mm,-54.264mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-22(15.349mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-23(14.849mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-24(14.349mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-25(13.849mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-26(13.349mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-27(12.849mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-28(12.349mm,-53.364mm) on Top Layer And Pad U7-29(13.849mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-3(11.449mm,-55.264mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-4(11.449mm,-55.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-5(11.449mm,-56.264mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-6(11.449mm,-56.764mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-7(11.449mm,-57.264mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-8(12.349mm,-58.164mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U7-29(13.849mm,-55.764mm) on Top Layer And Pad U7-9(12.849mm,-58.164mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U7-7(11.449mm,-57.264mm) on Top Layer And Pad U7-8(12.349mm,-58.164mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad U7-7(11.449mm,-57.264mm) on Top Layer And Via (11.049mm,-58.166mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (13.608mm,-5.029mm) on Top Overlay And Pad R47-1(13.208mm,-4.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (28.34mm,-75.133mm) on Top Overlay And Pad R14_1-1(27.94mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (36.214mm,-75.133mm) on Top Overlay And Pad R12_1-1(35.814mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (44.088mm,-75.133mm) on Top Overlay And Pad R10_1-1(43.688mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (79.14mm,-75.133mm) on Top Overlay And Pad R14_2-1(78.74mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (87.014mm,-75.133mm) on Top Overlay And Pad R12_2-1(86.614mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (94.888mm,-75.133mm) on Top Overlay And Pad R10_2-1(94.488mm,-74.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C10-1(13.704mm,-62.357mm) on Top Layer And Track (12.754mm,-62.007mm)(13.154mm,-62.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(13.704mm,-62.357mm) on Top Layer And Track (12.754mm,-62.707mm)(13.154mm,-62.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(12.204mm,-62.357mm) on Top Layer And Track (12.754mm,-62.007mm)(13.154mm,-62.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(12.204mm,-62.357mm) on Top Layer And Track (12.754mm,-62.707mm)(13.154mm,-62.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(55.892mm,-28.194mm) on Top Layer And Track (56.442mm,-27.844mm)(56.842mm,-27.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(55.892mm,-28.194mm) on Top Layer And Track (56.442mm,-28.544mm)(56.842mm,-28.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(10.287mm,-62.091mm) on Top Layer And Track (10.637mm,-61.541mm)(10.637mm,-61.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(10.287mm,-62.091mm) on Top Layer And Track (9.937mm,-61.541mm)(9.937mm,-61.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C11-2(10.287mm,-60.591mm) on Top Layer And Track (10.637mm,-61.541mm)(10.637mm,-61.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(10.287mm,-60.591mm) on Top Layer And Track (9.937mm,-61.541mm)(9.937mm,-61.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-2(57.392mm,-28.194mm) on Top Layer And Track (56.442mm,-27.844mm)(56.842mm,-27.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(57.392mm,-28.194mm) on Top Layer And Track (56.442mm,-28.544mm)(56.842mm,-28.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_1-1(26.67mm,-9.918mm) on Top Layer And Track (26.32mm,-10.868mm)(26.32mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12_1-1(26.67mm,-9.918mm) on Top Layer And Track (27.02mm,-10.868mm)(27.02mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_1-2(26.67mm,-11.418mm) on Top Layer And Track (26.32mm,-10.868mm)(26.32mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_1-2(26.67mm,-11.418mm) on Top Layer And Track (27.02mm,-10.868mm)(27.02mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_2-1(44.45mm,-9.918mm) on Top Layer And Track (44.1mm,-10.868mm)(44.1mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12_2-1(44.45mm,-9.918mm) on Top Layer And Track (44.8mm,-10.868mm)(44.8mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_2-2(44.45mm,-11.418mm) on Top Layer And Track (44.1mm,-10.868mm)(44.1mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_2-2(44.45mm,-11.418mm) on Top Layer And Track (44.8mm,-10.868mm)(44.8mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_3-1(62.23mm,-9.918mm) on Top Layer And Track (61.88mm,-10.868mm)(61.88mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12_3-1(62.23mm,-9.918mm) on Top Layer And Track (62.58mm,-10.868mm)(62.58mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_3-2(62.23mm,-11.418mm) on Top Layer And Track (61.88mm,-10.868mm)(61.88mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_3-2(62.23mm,-11.418mm) on Top Layer And Track (62.58mm,-10.868mm)(62.58mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_4-1(80.01mm,-9.918mm) on Top Layer And Track (79.66mm,-10.868mm)(79.66mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12_4-1(80.01mm,-9.918mm) on Top Layer And Track (80.36mm,-10.868mm)(80.36mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_4-2(80.01mm,-11.418mm) on Top Layer And Track (79.66mm,-10.868mm)(79.66mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12_4-2(80.01mm,-11.418mm) on Top Layer And Track (80.36mm,-10.868mm)(80.36mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_1-1(26.67mm,-57.392mm) on Top Layer And Track (26.32mm,-56.842mm)(26.32mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_1-1(26.67mm,-57.392mm) on Top Layer And Track (27.02mm,-56.842mm)(27.02mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_1-2(26.67mm,-55.892mm) on Top Layer And Track (26.32mm,-56.842mm)(26.32mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13_1-2(26.67mm,-55.892mm) on Top Layer And Track (27.02mm,-56.842mm)(27.02mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_2-1(36.83mm,-57.392mm) on Top Layer And Track (36.48mm,-56.842mm)(36.48mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_2-1(36.83mm,-57.392mm) on Top Layer And Track (37.18mm,-56.842mm)(37.18mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_2-2(36.83mm,-55.892mm) on Top Layer And Track (36.48mm,-56.842mm)(36.48mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13_2-2(36.83mm,-55.892mm) on Top Layer And Track (37.18mm,-56.842mm)(37.18mm,-56.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_3-1(36.83mm,-44.208mm) on Top Layer And Track (36.48mm,-45.158mm)(36.48mm,-44.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13_3-1(36.83mm,-44.208mm) on Top Layer And Track (37.18mm,-45.158mm)(37.18mm,-44.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_3-2(36.83mm,-45.708mm) on Top Layer And Track (36.48mm,-45.158mm)(36.48mm,-44.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_3-2(36.83mm,-45.708mm) on Top Layer And Track (37.18mm,-45.158mm)(37.18mm,-44.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_4-1(36.83mm,-37.072mm) on Top Layer And Track (36.48mm,-36.522mm)(36.48mm,-36.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_4-1(36.83mm,-37.072mm) on Top Layer And Track (37.18mm,-36.522mm)(37.18mm,-36.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13_4-2(36.83mm,-35.572mm) on Top Layer And Track (36.48mm,-36.522mm)(36.48mm,-36.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13_4-2(36.83mm,-35.572mm) on Top Layer And Track (37.18mm,-36.522mm)(37.18mm,-36.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-1(67.54mm,-61.214mm) on Top Layer And Track (66.59mm,-60.864mm)(66.99mm,-60.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(67.54mm,-61.214mm) on Top Layer And Track (66.59mm,-61.564mm)(66.99mm,-61.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(66.04mm,-61.214mm) on Top Layer And Track (66.59mm,-60.864mm)(66.99mm,-60.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(66.04mm,-61.214mm) on Top Layer And Track (66.59mm,-61.564mm)(66.99mm,-61.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-1(67.552mm,-69.596mm) on Top Layer And Track (66.602mm,-69.246mm)(67.002mm,-69.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(67.552mm,-69.596mm) on Top Layer And Track (66.602mm,-69.946mm)(67.002mm,-69.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(66.052mm,-69.596mm) on Top Layer And Track (66.602mm,-69.246mm)(67.002mm,-69.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(66.052mm,-69.596mm) on Top Layer And Track (66.602mm,-69.946mm)(67.002mm,-69.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(48.26mm,-26.174mm) on Top Layer And Track (47.91mm,-27.124mm)(47.91mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-1(48.26mm,-26.174mm) on Top Layer And Track (48.61mm,-27.124mm)(48.61mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(48.26mm,-27.674mm) on Top Layer And Track (47.91mm,-27.124mm)(47.91mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(48.26mm,-27.674mm) on Top Layer And Track (48.61mm,-27.124mm)(48.61mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(46.228mm,-27.674mm) on Top Layer And Track (45.878mm,-27.124mm)(45.878mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(46.228mm,-27.674mm) on Top Layer And Track (46.578mm,-27.124mm)(46.578mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(46.228mm,-26.174mm) on Top Layer And Track (45.878mm,-27.124mm)(45.878mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C3-2(46.228mm,-26.174mm) on Top Layer And Track (46.578mm,-27.124mm)(46.578mm,-26.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-1(55.372mm,-47.478mm) on Top Layer And Track (52.022mm,-48.878mm)(54.472mm,-48.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-1(55.372mm,-47.478mm) on Top Layer And Track (56.272mm,-48.878mm)(58.722mm,-48.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-2(55.372mm,-39.878mm) on Top Layer And Track (50.222mm,-38.578mm)(54.472mm,-38.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-2(55.372mm,-39.878mm) on Top Layer And Track (56.272mm,-38.578mm)(60.522mm,-38.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C5-1(65.074mm,-65.456mm) on Top Layer And Track (64.174mm,-64.556mm)(64.174mm,-63.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C5-1(65.074mm,-65.456mm) on Top Layer And Track (64.174mm,-67.656mm)(64.174mm,-66.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C5-2(69.774mm,-65.456mm) on Top Layer And Track (70.774mm,-64.556mm)(70.774mm,-62.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C5-2(69.774mm,-65.456mm) on Top Layer And Track (70.774mm,-68.606mm)(70.774mm,-66.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(91.202mm,-39.624mm) on Top Layer And Track (92.202mm,-40.274mm)(92.202mm,-38.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C6-2(93.202mm,-39.624mm) on Top Layer And Track (92.202mm,-40.274mm)(92.202mm,-38.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(7.53mm,-38.862mm) on Top Layer And Track (8.08mm,-38.512mm)(8.48mm,-38.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(7.53mm,-38.862mm) on Top Layer And Track (8.08mm,-39.212mm)(8.48mm,-39.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-2(9.03mm,-38.862mm) on Top Layer And Track (8.08mm,-38.512mm)(8.48mm,-38.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(9.03mm,-38.862mm) on Top Layer And Track (8.08mm,-39.212mm)(8.48mm,-39.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_1-1(46.99mm,-90.674mm) on Top Layer And Track (46.64mm,-91.624mm)(46.64mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9_1-1(46.99mm,-90.674mm) on Top Layer And Track (47.34mm,-91.624mm)(47.34mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_1-2(46.99mm,-92.174mm) on Top Layer And Track (46.64mm,-91.624mm)(46.64mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_1-2(46.99mm,-92.174mm) on Top Layer And Track (47.34mm,-91.624mm)(47.34mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_2-1(97.79mm,-90.674mm) on Top Layer And Track (97.44mm,-91.624mm)(97.44mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9_2-1(97.79mm,-90.674mm) on Top Layer And Track (98.14mm,-91.624mm)(98.14mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_2-2(97.79mm,-92.174mm) on Top Layer And Track (97.44mm,-91.624mm)(97.44mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9_2-2(97.79mm,-92.174mm) on Top Layer And Track (98.14mm,-91.624mm)(98.14mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D2-1(89.63mm,-16.002mm) on Top Layer And Track (86.63mm,-15.102mm)(89.43mm,-15.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D2-1(89.63mm,-16.002mm) on Top Layer And Track (86.63mm,-16.902mm)(89.43mm,-16.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D2-2(86.36mm,-16.002mm) on Top Layer And Track (86.63mm,-15.102mm)(89.43mm,-15.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D2-2(86.36mm,-16.002mm) on Top Layer And Track (86.63mm,-16.902mm)(89.43mm,-16.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_1-1(43.688mm,-75.958mm) on Top Layer And Track (43.338mm,-76.908mm)(43.338mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D3_1-1(43.688mm,-75.958mm) on Top Layer And Track (44.038mm,-76.908mm)(44.038mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_1-2(43.688mm,-77.458mm) on Top Layer And Track (43.338mm,-76.908mm)(43.338mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_1-2(43.688mm,-77.458mm) on Top Layer And Track (44.038mm,-76.908mm)(44.038mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_2-1(94.488mm,-75.958mm) on Top Layer And Track (94.138mm,-76.908mm)(94.138mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D3_2-1(94.488mm,-75.958mm) on Top Layer And Track (94.838mm,-76.908mm)(94.838mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_2-2(94.488mm,-77.458mm) on Top Layer And Track (94.138mm,-76.908mm)(94.138mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3_2-2(94.488mm,-77.458mm) on Top Layer And Track (94.838mm,-76.908mm)(94.838mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_1-1(35.814mm,-75.958mm) on Top Layer And Track (35.464mm,-76.908mm)(35.464mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D4_1-1(35.814mm,-75.958mm) on Top Layer And Track (36.164mm,-76.908mm)(36.164mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_1-2(35.814mm,-77.458mm) on Top Layer And Track (35.464mm,-76.908mm)(35.464mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_1-2(35.814mm,-77.458mm) on Top Layer And Track (36.164mm,-76.908mm)(36.164mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_2-1(86.614mm,-75.958mm) on Top Layer And Track (86.264mm,-76.908mm)(86.264mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D4_2-1(86.614mm,-75.958mm) on Top Layer And Track (86.964mm,-76.908mm)(86.964mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_2-2(86.614mm,-77.458mm) on Top Layer And Track (86.264mm,-76.908mm)(86.264mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4_2-2(86.614mm,-77.458mm) on Top Layer And Track (86.964mm,-76.908mm)(86.964mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_1-1(27.94mm,-75.958mm) on Top Layer And Track (27.59mm,-76.908mm)(27.59mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D5_1-1(27.94mm,-75.958mm) on Top Layer And Track (28.29mm,-76.908mm)(28.29mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_1-2(27.94mm,-77.458mm) on Top Layer And Track (27.59mm,-76.908mm)(27.59mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_1-2(27.94mm,-77.458mm) on Top Layer And Track (28.29mm,-76.908mm)(28.29mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_2-1(78.74mm,-75.958mm) on Top Layer And Track (78.39mm,-76.908mm)(78.39mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D5_2-1(78.74mm,-75.958mm) on Top Layer And Track (79.09mm,-76.908mm)(79.09mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_2-2(78.74mm,-77.458mm) on Top Layer And Track (78.39mm,-76.908mm)(78.39mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5_2-2(78.74mm,-77.458mm) on Top Layer And Track (79.09mm,-76.908mm)(79.09mm,-76.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D6-1(16.002mm,-64.272mm) on Top Layer And Track (16.002mm,-65.822mm)(16.002mm,-65.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D6-2(16.002mm,-68.072mm) on Top Layer And Track (16.002mm,-66.922mm)(16.002mm,-66.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(56.908mm,-16.256mm) on Top Layer And Track (57.458mm,-15.906mm)(57.858mm,-15.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(56.908mm,-16.256mm) on Top Layer And Track (57.458mm,-16.606mm)(57.858mm,-16.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D7-2(58.408mm,-16.256mm) on Top Layer And Track (57.458mm,-15.906mm)(57.858mm,-15.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(58.408mm,-16.256mm) on Top Layer And Track (57.458mm,-16.606mm)(57.858mm,-16.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(33.02mm,-65.774mm) on Top Layer And Track (32.67mm,-65.224mm)(32.67mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(33.02mm,-65.774mm) on Top Layer And Track (33.37mm,-65.224mm)(33.37mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(33.02mm,-64.274mm) on Top Layer And Track (32.67mm,-65.224mm)(32.67mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D8-2(33.02mm,-64.274mm) on Top Layer And Track (33.37mm,-65.224mm)(33.37mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(13.208mm,-5.854mm) on Top Layer And Track (12.858mm,-6.804mm)(12.858mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad D9-1(13.208mm,-5.854mm) on Top Layer And Track (13.558mm,-6.804mm)(13.558mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(13.208mm,-7.354mm) on Top Layer And Track (12.858mm,-6.804mm)(12.858mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(13.208mm,-7.354mm) on Top Layer And Track (13.558mm,-6.804mm)(13.558mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J1-6(6.129mm,-55.936mm) on Multi-Layer And Track (4.679mm,-54.936mm)(6.179mm,-54.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad J1-7(6.129mm,-60.936mm) on Multi-Layer And Track (4.679mm,-61.936mm)(6.179mm,-61.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_1-1(43.688mm,-74.41mm) on Top Layer And Track (43.338mm,-73.86mm)(43.338mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_1-1(43.688mm,-74.41mm) on Top Layer And Track (44.038mm,-73.86mm)(44.038mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_1-2(43.688mm,-72.91mm) on Top Layer And Track (43.338mm,-73.86mm)(43.338mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10_1-2(43.688mm,-72.91mm) on Top Layer And Track (44.038mm,-73.86mm)(44.038mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_2-1(94.488mm,-74.41mm) on Top Layer And Track (94.138mm,-73.86mm)(94.138mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_2-1(94.488mm,-74.41mm) on Top Layer And Track (94.838mm,-73.86mm)(94.838mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10_2-2(94.488mm,-72.91mm) on Top Layer And Track (94.138mm,-73.86mm)(94.138mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10_2-2(94.488mm,-72.91mm) on Top Layer And Track (94.838mm,-73.86mm)(94.838mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(84.582mm,-15.99mm) on Top Layer And Track (84.232mm,-15.44mm)(84.232mm,-15.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(84.582mm,-15.99mm) on Top Layer And Track (84.932mm,-15.44mm)(84.932mm,-15.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_1-1(38.1mm,-79.998mm) on Top Layer And Track (37.75mm,-79.448mm)(37.75mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_1-1(38.1mm,-79.998mm) on Top Layer And Track (38.45mm,-79.448mm)(38.45mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_1-2(38.1mm,-78.498mm) on Top Layer And Track (37.75mm,-79.448mm)(37.75mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11_1-2(38.1mm,-78.498mm) on Top Layer And Track (38.45mm,-79.448mm)(38.45mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_2-1(88.9mm,-79.998mm) on Top Layer And Track (88.55mm,-79.448mm)(88.55mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_2-1(88.9mm,-79.998mm) on Top Layer And Track (89.25mm,-79.448mm)(89.25mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11_2-2(88.9mm,-78.498mm) on Top Layer And Track (88.55mm,-79.448mm)(88.55mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11_2-2(88.9mm,-78.498mm) on Top Layer And Track (89.25mm,-79.448mm)(89.25mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(84.582mm,-14.49mm) on Top Layer And Track (84.232mm,-15.44mm)(84.232mm,-15.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R1-2(84.582mm,-14.49mm) on Top Layer And Track (84.932mm,-15.44mm)(84.932mm,-15.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_1-1(35.814mm,-74.41mm) on Top Layer And Track (35.464mm,-73.86mm)(35.464mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_1-1(35.814mm,-74.41mm) on Top Layer And Track (36.164mm,-73.86mm)(36.164mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_1-2(35.814mm,-72.91mm) on Top Layer And Track (35.464mm,-73.86mm)(35.464mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12_1-2(35.814mm,-72.91mm) on Top Layer And Track (36.164mm,-73.86mm)(36.164mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_2-1(86.614mm,-74.41mm) on Top Layer And Track (86.264mm,-73.86mm)(86.264mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_2-1(86.614mm,-74.41mm) on Top Layer And Track (86.964mm,-73.86mm)(86.964mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12_2-2(86.614mm,-72.91mm) on Top Layer And Track (86.264mm,-73.86mm)(86.264mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12_2-2(86.614mm,-72.91mm) on Top Layer And Track (86.964mm,-73.86mm)(86.964mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_1-1(30.226mm,-79.998mm) on Top Layer And Track (29.876mm,-79.448mm)(29.876mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_1-1(30.226mm,-79.998mm) on Top Layer And Track (30.576mm,-79.448mm)(30.576mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_1-2(30.226mm,-78.498mm) on Top Layer And Track (29.876mm,-79.448mm)(29.876mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13_1-2(30.226mm,-78.498mm) on Top Layer And Track (30.576mm,-79.448mm)(30.576mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_2-1(81.026mm,-79.998mm) on Top Layer And Track (80.676mm,-79.448mm)(80.676mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_2-1(81.026mm,-79.998mm) on Top Layer And Track (81.376mm,-79.448mm)(81.376mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13_2-2(81.026mm,-78.498mm) on Top Layer And Track (80.676mm,-79.448mm)(80.676mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13_2-2(81.026mm,-78.498mm) on Top Layer And Track (81.376mm,-79.448mm)(81.376mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_1-1(27.94mm,-74.41mm) on Top Layer And Track (27.59mm,-73.86mm)(27.59mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_1-1(27.94mm,-74.41mm) on Top Layer And Track (28.29mm,-73.86mm)(28.29mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_1-2(27.94mm,-72.91mm) on Top Layer And Track (27.59mm,-73.86mm)(27.59mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14_1-2(27.94mm,-72.91mm) on Top Layer And Track (28.29mm,-73.86mm)(28.29mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_2-1(78.74mm,-74.41mm) on Top Layer And Track (78.39mm,-73.86mm)(78.39mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_2-1(78.74mm,-74.41mm) on Top Layer And Track (79.09mm,-73.86mm)(79.09mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14_2-2(78.74mm,-72.91mm) on Top Layer And Track (78.39mm,-73.86mm)(78.39mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14_2-2(78.74mm,-72.91mm) on Top Layer And Track (79.09mm,-73.86mm)(79.09mm,-73.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_1-1(45.466mm,-90.674mm) on Top Layer And Track (45.116mm,-91.624mm)(45.116mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15_1-1(45.466mm,-90.674mm) on Top Layer And Track (45.816mm,-91.624mm)(45.816mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_1-2(45.466mm,-92.174mm) on Top Layer And Track (45.116mm,-91.624mm)(45.116mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_1-2(45.466mm,-92.174mm) on Top Layer And Track (45.816mm,-91.624mm)(45.816mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_2-1(96.266mm,-90.674mm) on Top Layer And Track (95.916mm,-91.624mm)(95.916mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15_2-1(96.266mm,-90.674mm) on Top Layer And Track (96.616mm,-91.624mm)(96.616mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_2-2(96.266mm,-92.174mm) on Top Layer And Track (95.916mm,-91.624mm)(95.916mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15_2-2(96.266mm,-92.174mm) on Top Layer And Track (96.616mm,-91.624mm)(96.616mm,-91.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16_1-1(46.978mm,-93.726mm) on Top Layer And Track (46.028mm,-93.376mm)(46.428mm,-93.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_1-1(46.978mm,-93.726mm) on Top Layer And Track (46.028mm,-94.076mm)(46.428mm,-94.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_1-2(45.478mm,-93.726mm) on Top Layer And Track (46.028mm,-93.376mm)(46.428mm,-93.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_1-2(45.478mm,-93.726mm) on Top Layer And Track (46.028mm,-94.076mm)(46.428mm,-94.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16_2-1(97.778mm,-93.726mm) on Top Layer And Track (96.828mm,-93.376mm)(97.228mm,-93.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_2-1(97.778mm,-93.726mm) on Top Layer And Track (96.828mm,-94.076mm)(97.228mm,-94.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_2-2(96.278mm,-93.726mm) on Top Layer And Track (96.828mm,-93.376mm)(97.228mm,-93.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16_2-2(96.278mm,-93.726mm) on Top Layer And Track (96.828mm,-94.076mm)(97.228mm,-94.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_1-1(40.144mm,-72.644mm) on Top Layer And Track (40.694mm,-72.294mm)(41.094mm,-72.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_1-1(40.144mm,-72.644mm) on Top Layer And Track (40.694mm,-72.994mm)(41.094mm,-72.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17_1-2(41.644mm,-72.644mm) on Top Layer And Track (40.694mm,-72.294mm)(41.094mm,-72.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_1-2(41.644mm,-72.644mm) on Top Layer And Track (40.694mm,-72.994mm)(41.094mm,-72.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_2-1(90.944mm,-72.644mm) on Top Layer And Track (91.494mm,-72.294mm)(91.894mm,-72.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_2-1(90.944mm,-72.644mm) on Top Layer And Track (91.494mm,-72.994mm)(91.894mm,-72.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17_2-2(92.444mm,-72.644mm) on Top Layer And Track (91.494mm,-72.294mm)(91.894mm,-72.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17_2-2(92.444mm,-72.644mm) on Top Layer And Track (91.494mm,-72.994mm)(91.894mm,-72.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_1-1(32.27mm,-72.898mm) on Top Layer And Track (32.82mm,-72.548mm)(33.22mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_1-1(32.27mm,-72.898mm) on Top Layer And Track (32.82mm,-73.248mm)(33.22mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R18_1-2(33.77mm,-72.898mm) on Top Layer And Track (32.82mm,-72.548mm)(33.22mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_1-2(33.77mm,-72.898mm) on Top Layer And Track (32.82mm,-73.248mm)(33.22mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_2-1(83.07mm,-72.898mm) on Top Layer And Track (83.62mm,-72.548mm)(84.02mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_2-1(83.07mm,-72.898mm) on Top Layer And Track (83.62mm,-73.248mm)(84.02mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R18_2-2(84.57mm,-72.898mm) on Top Layer And Track (83.62mm,-72.548mm)(84.02mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18_2-2(84.57mm,-72.898mm) on Top Layer And Track (83.62mm,-73.248mm)(84.02mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_1-1(24.396mm,-72.898mm) on Top Layer And Track (24.946mm,-72.548mm)(25.346mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_1-1(24.396mm,-72.898mm) on Top Layer And Track (24.946mm,-73.248mm)(25.346mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R19_1-2(25.896mm,-72.898mm) on Top Layer And Track (24.946mm,-72.548mm)(25.346mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_1-2(25.896mm,-72.898mm) on Top Layer And Track (24.946mm,-73.248mm)(25.346mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_2-1(75.196mm,-72.898mm) on Top Layer And Track (75.746mm,-72.548mm)(76.146mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_2-1(75.196mm,-72.898mm) on Top Layer And Track (75.746mm,-73.248mm)(76.146mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R19_2-2(76.696mm,-72.898mm) on Top Layer And Track (75.746mm,-72.548mm)(76.146mm,-72.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19_2-2(76.696mm,-72.898mm) on Top Layer And Track (75.746mm,-73.248mm)(76.146mm,-73.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R20_1-1(5.322mm,-66.04mm) on Top Layer And Track (4.372mm,-65.69mm)(4.772mm,-65.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_1-1(5.322mm,-66.04mm) on Top Layer And Track (4.372mm,-66.39mm)(4.772mm,-66.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_1-2(3.822mm,-66.04mm) on Top Layer And Track (4.372mm,-65.69mm)(4.772mm,-65.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_1-2(3.822mm,-66.04mm) on Top Layer And Track (4.372mm,-66.39mm)(4.772mm,-66.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_2-1(50.292mm,-84.848mm) on Top Layer And Track (49.942mm,-85.798mm)(49.942mm,-85.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R20_2-1(50.292mm,-84.848mm) on Top Layer And Track (50.642mm,-85.798mm)(50.642mm,-85.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_2-2(50.292mm,-86.348mm) on Top Layer And Track (49.942mm,-85.798mm)(49.942mm,-85.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20_2-2(50.292mm,-86.348mm) on Top Layer And Track (50.642mm,-85.798mm)(50.642mm,-85.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(91.706mm,-37.084mm) on Top Layer And Track (92.256mm,-36.734mm)(92.656mm,-36.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(91.706mm,-37.084mm) on Top Layer And Track (92.256mm,-37.434mm)(92.656mm,-37.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R21_1-1(12.7mm,-66.04mm) on Top Layer And Track (11.75mm,-65.69mm)(12.15mm,-65.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_1-1(12.7mm,-66.04mm) on Top Layer And Track (11.75mm,-66.39mm)(12.15mm,-66.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_1-2(11.2mm,-66.04mm) on Top Layer And Track (11.75mm,-65.69mm)(12.15mm,-65.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_1-2(11.2mm,-66.04mm) on Top Layer And Track (11.75mm,-66.39mm)(12.15mm,-66.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_2-1(47.498mm,-72.378mm) on Top Layer And Track (47.148mm,-71.828mm)(47.148mm,-71.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_2-1(47.498mm,-72.378mm) on Top Layer And Track (47.848mm,-71.828mm)(47.848mm,-71.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21_2-2(47.498mm,-70.878mm) on Top Layer And Track (47.148mm,-71.828mm)(47.148mm,-71.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R21_2-2(47.498mm,-70.878mm) on Top Layer And Track (47.848mm,-71.828mm)(47.848mm,-71.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(93.206mm,-37.084mm) on Top Layer And Track (92.256mm,-36.734mm)(92.656mm,-36.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(93.206mm,-37.084mm) on Top Layer And Track (92.256mm,-37.434mm)(92.656mm,-37.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_1-1(3.556mm,-79.764mm) on Top Layer And Track (3.206mm,-80.714mm)(3.206mm,-80.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R22_1-1(3.556mm,-79.764mm) on Top Layer And Track (3.906mm,-80.714mm)(3.906mm,-80.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_1-2(3.556mm,-81.264mm) on Top Layer And Track (3.206mm,-80.714mm)(3.206mm,-80.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_1-2(3.556mm,-81.264mm) on Top Layer And Track (3.906mm,-80.714mm)(3.906mm,-80.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_2-1(55.961mm,-79.68mm) on Top Layer And Track (55.611mm,-80.63mm)(55.611mm,-80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R22_2-1(55.961mm,-79.68mm) on Top Layer And Track (56.311mm,-80.63mm)(56.311mm,-80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_2-2(55.961mm,-81.18mm) on Top Layer And Track (55.611mm,-80.63mm)(55.611mm,-80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22_2-2(55.961mm,-81.18mm) on Top Layer And Track (56.311mm,-80.63mm)(56.311mm,-80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_1-1(10.414mm,-79.752mm) on Top Layer And Track (10.064mm,-80.702mm)(10.064mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R23_1-1(10.414mm,-79.752mm) on Top Layer And Track (10.764mm,-80.702mm)(10.764mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_1-2(10.414mm,-81.252mm) on Top Layer And Track (10.064mm,-80.702mm)(10.064mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_1-2(10.414mm,-81.252mm) on Top Layer And Track (10.764mm,-80.702mm)(10.764mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_2-1(62.819mm,-79.668mm) on Top Layer And Track (62.469mm,-80.618mm)(62.469mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R23_2-1(62.819mm,-79.668mm) on Top Layer And Track (63.169mm,-80.618mm)(63.169mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_2-2(62.819mm,-81.168mm) on Top Layer And Track (62.469mm,-80.618mm)(62.469mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23_2-2(62.819mm,-81.168mm) on Top Layer And Track (63.169mm,-80.618mm)(63.169mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_1-1(17.272mm,-79.752mm) on Top Layer And Track (16.922mm,-80.702mm)(16.922mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R24_1-1(17.272mm,-79.752mm) on Top Layer And Track (17.622mm,-80.702mm)(17.622mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_1-2(17.272mm,-81.252mm) on Top Layer And Track (16.922mm,-80.702mm)(16.922mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_1-2(17.272mm,-81.252mm) on Top Layer And Track (17.622mm,-80.702mm)(17.622mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_2-1(69.677mm,-79.668mm) on Top Layer And Track (69.327mm,-80.618mm)(69.327mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R24_2-1(69.677mm,-79.668mm) on Top Layer And Track (70.027mm,-80.618mm)(70.027mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_2-2(69.677mm,-81.168mm) on Top Layer And Track (69.327mm,-80.618mm)(69.327mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24_2-2(69.677mm,-81.168mm) on Top Layer And Track (70.027mm,-80.618mm)(70.027mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_1-1(5.588mm,-79.74mm) on Top Layer And Track (5.238mm,-80.69mm)(5.238mm,-80.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R25_1-1(5.588mm,-79.74mm) on Top Layer And Track (5.938mm,-80.69mm)(5.938mm,-80.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_1-2(5.588mm,-81.24mm) on Top Layer And Track (5.238mm,-80.69mm)(5.238mm,-80.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_1-2(5.588mm,-81.24mm) on Top Layer And Track (5.938mm,-80.69mm)(5.938mm,-80.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_2-1(57.993mm,-79.656mm) on Top Layer And Track (57.643mm,-80.606mm)(57.643mm,-80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R25_2-1(57.993mm,-79.656mm) on Top Layer And Track (58.343mm,-80.606mm)(58.343mm,-80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_2-2(57.993mm,-81.156mm) on Top Layer And Track (57.643mm,-80.606mm)(57.643mm,-80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25_2-2(57.993mm,-81.156mm) on Top Layer And Track (58.343mm,-80.606mm)(58.343mm,-80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_1-1(12.446mm,-79.752mm) on Top Layer And Track (12.096mm,-80.702mm)(12.096mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R26_1-1(12.446mm,-79.752mm) on Top Layer And Track (12.796mm,-80.702mm)(12.796mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_1-2(12.446mm,-81.252mm) on Top Layer And Track (12.096mm,-80.702mm)(12.096mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_1-2(12.446mm,-81.252mm) on Top Layer And Track (12.796mm,-80.702mm)(12.796mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_2-1(64.851mm,-79.668mm) on Top Layer And Track (64.501mm,-80.618mm)(64.501mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R26_2-1(64.851mm,-79.668mm) on Top Layer And Track (65.201mm,-80.618mm)(65.201mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_2-2(64.851mm,-81.168mm) on Top Layer And Track (64.501mm,-80.618mm)(64.501mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26_2-2(64.851mm,-81.168mm) on Top Layer And Track (65.201mm,-80.618mm)(65.201mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_1-1(19.304mm,-79.752mm) on Top Layer And Track (18.954mm,-80.702mm)(18.954mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R27_1-1(19.304mm,-79.752mm) on Top Layer And Track (19.654mm,-80.702mm)(19.654mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_1-2(19.304mm,-81.252mm) on Top Layer And Track (18.954mm,-80.702mm)(18.954mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_1-2(19.304mm,-81.252mm) on Top Layer And Track (19.654mm,-80.702mm)(19.654mm,-80.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_2-1(71.709mm,-79.668mm) on Top Layer And Track (71.359mm,-80.618mm)(71.359mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R27_2-1(71.709mm,-79.668mm) on Top Layer And Track (72.059mm,-80.618mm)(72.059mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_2-2(71.709mm,-81.168mm) on Top Layer And Track (71.359mm,-80.618mm)(71.359mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27_2-2(71.709mm,-81.168mm) on Top Layer And Track (72.059mm,-80.618mm)(72.059mm,-80.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R28-1(13.704mm,-60.579mm) on Top Layer And Track (12.754mm,-60.229mm)(13.154mm,-60.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-1(13.704mm,-60.579mm) on Top Layer And Track (12.754mm,-60.929mm)(13.154mm,-60.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(12.204mm,-60.579mm) on Top Layer And Track (12.754mm,-60.229mm)(13.154mm,-60.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(12.204mm,-60.579mm) on Top Layer And Track (12.754mm,-60.929mm)(13.154mm,-60.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(23.114mm,-58.916mm) on Top Layer And Track (22.764mm,-58.366mm)(22.764mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(23.114mm,-58.916mm) on Top Layer And Track (23.464mm,-58.366mm)(23.464mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(23.114mm,-57.416mm) on Top Layer And Track (22.764mm,-58.366mm)(22.764mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R29-2(23.114mm,-57.416mm) on Top Layer And Track (23.464mm,-58.366mm)(23.464mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-1(19.05mm,-57.416mm) on Top Layer And Track (18.7mm,-58.366mm)(18.7mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R30-1(19.05mm,-57.416mm) on Top Layer And Track (19.4mm,-58.366mm)(19.4mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(19.05mm,-58.916mm) on Top Layer And Track (18.7mm,-58.366mm)(18.7mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(19.05mm,-58.916mm) on Top Layer And Track (19.4mm,-58.366mm)(19.4mm,-57.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(11.176mm,-41.16mm) on Top Layer And Track (10.826mm,-42.11mm)(10.826mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(11.176mm,-41.16mm) on Top Layer And Track (11.526mm,-42.11mm)(11.526mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R31-1(36.08mm,-20.32mm) on Top Layer And Text "R31" (35.814mm,-19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.08mm,-20.32mm) on Top Layer And Track (36.63mm,-19.97mm)(37.03mm,-19.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.08mm,-20.32mm) on Top Layer And Track (36.63mm,-20.67mm)(37.03mm,-20.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R31-2(37.58mm,-20.32mm) on Top Layer And Text "R31" (35.814mm,-19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R31-2(37.58mm,-20.32mm) on Top Layer And Track (36.63mm,-19.97mm)(37.03mm,-19.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(37.58mm,-20.32mm) on Top Layer And Track (36.63mm,-20.67mm)(37.03mm,-20.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(11.176mm,-42.66mm) on Top Layer And Track (10.826mm,-42.11mm)(10.826mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(11.176mm,-42.66mm) on Top Layer And Track (11.526mm,-42.11mm)(11.526mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R32-1(36.068mm,-22.86mm) on Top Layer And Text "R32" (35.802mm,-22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-1(36.068mm,-22.86mm) on Top Layer And Track (36.618mm,-22.51mm)(37.018mm,-22.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-1(36.068mm,-22.86mm) on Top Layer And Track (36.618mm,-23.21mm)(37.018mm,-23.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R32-2(37.568mm,-22.86mm) on Top Layer And Text "R32" (35.802mm,-22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R32-2(37.568mm,-22.86mm) on Top Layer And Track (36.618mm,-22.51mm)(37.018mm,-22.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(37.568mm,-22.86mm) on Top Layer And Track (36.618mm,-23.21mm)(37.018mm,-23.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R33-1(36.08mm,-25.4mm) on Top Layer And Text "R33" (35.814mm,-24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(36.08mm,-25.4mm) on Top Layer And Track (36.63mm,-25.05mm)(37.03mm,-25.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(36.08mm,-25.4mm) on Top Layer And Track (36.63mm,-25.75mm)(37.03mm,-25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R33-2(37.58mm,-25.4mm) on Top Layer And Text "R33" (35.814mm,-24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R33-2(37.58mm,-25.4mm) on Top Layer And Track (36.63mm,-25.05mm)(37.03mm,-25.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(37.58mm,-25.4mm) on Top Layer And Track (36.63mm,-25.75mm)(37.03mm,-25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R34-1(32.778mm,-20.32mm) on Top Layer And Text "R34" (32.512mm,-19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(32.778mm,-20.32mm) on Top Layer And Track (33.328mm,-19.97mm)(33.728mm,-19.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(32.778mm,-20.32mm) on Top Layer And Track (33.328mm,-20.67mm)(33.728mm,-20.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R34-2(34.278mm,-20.32mm) on Top Layer And Text "R34" (32.512mm,-19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R34-2(34.278mm,-20.32mm) on Top Layer And Track (33.328mm,-19.97mm)(33.728mm,-19.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(34.278mm,-20.32mm) on Top Layer And Track (33.328mm,-20.67mm)(33.728mm,-20.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R35-1(32.778mm,-22.86mm) on Top Layer And Text "R35" (32.512mm,-22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(32.778mm,-22.86mm) on Top Layer And Track (33.328mm,-22.51mm)(33.728mm,-22.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(32.778mm,-22.86mm) on Top Layer And Track (33.328mm,-23.21mm)(33.728mm,-23.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R35-2(34.278mm,-22.86mm) on Top Layer And Text "R35" (32.512mm,-22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R35-2(34.278mm,-22.86mm) on Top Layer And Track (33.328mm,-22.51mm)(33.728mm,-22.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(34.278mm,-22.86mm) on Top Layer And Track (33.328mm,-23.21mm)(33.728mm,-23.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R36-1(32.79mm,-25.4mm) on Top Layer And Text "R36" (32.512mm,-24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(32.79mm,-25.4mm) on Top Layer And Track (33.34mm,-25.05mm)(33.74mm,-25.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(32.79mm,-25.4mm) on Top Layer And Track (33.34mm,-25.75mm)(33.74mm,-25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R36-2(34.29mm,-25.4mm) on Top Layer And Text "R36" (32.512mm,-24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R36-2(34.29mm,-25.4mm) on Top Layer And Track (33.34mm,-25.05mm)(33.74mm,-25.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(34.29mm,-25.4mm) on Top Layer And Track (33.34mm,-25.75mm)(33.74mm,-25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_1-1(24.892mm,-9.918mm) on Top Layer And Track (24.542mm,-10.868mm)(24.542mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R37_1-1(24.892mm,-9.918mm) on Top Layer And Track (25.242mm,-10.868mm)(25.242mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_1-2(24.892mm,-11.418mm) on Top Layer And Track (24.542mm,-10.868mm)(24.542mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_1-2(24.892mm,-11.418mm) on Top Layer And Track (25.242mm,-10.868mm)(25.242mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_2-1(42.672mm,-9.918mm) on Top Layer And Track (42.322mm,-10.868mm)(42.322mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R37_2-1(42.672mm,-9.918mm) on Top Layer And Track (43.022mm,-10.868mm)(43.022mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_2-2(42.672mm,-11.418mm) on Top Layer And Track (42.322mm,-10.868mm)(42.322mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_2-2(42.672mm,-11.418mm) on Top Layer And Track (43.022mm,-10.868mm)(43.022mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_3-1(60.452mm,-9.918mm) on Top Layer And Track (60.102mm,-10.868mm)(60.102mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R37_3-1(60.452mm,-9.918mm) on Top Layer And Track (60.802mm,-10.868mm)(60.802mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_3-2(60.452mm,-11.418mm) on Top Layer And Track (60.102mm,-10.868mm)(60.102mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_3-2(60.452mm,-11.418mm) on Top Layer And Track (60.802mm,-10.868mm)(60.802mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_4-1(78.232mm,-9.918mm) on Top Layer And Track (77.882mm,-10.868mm)(77.882mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R37_4-1(78.232mm,-9.918mm) on Top Layer And Track (78.582mm,-10.868mm)(78.582mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_4-2(78.232mm,-11.418mm) on Top Layer And Track (77.882mm,-10.868mm)(77.882mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37_4-2(78.232mm,-11.418mm) on Top Layer And Track (78.582mm,-10.868mm)(78.582mm,-10.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-1(2.286mm,-7.62mm) on Top Layer And Track (1.936mm,-7.07mm)(1.936mm,-6.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-1(2.286mm,-7.62mm) on Top Layer And Track (2.636mm,-7.07mm)(2.636mm,-6.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-2(2.286mm,-6.12mm) on Top Layer And Track (1.936mm,-7.07mm)(1.936mm,-6.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R38-2(2.286mm,-6.12mm) on Top Layer And Track (2.636mm,-7.07mm)(2.636mm,-6.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-1(9.03mm,-14.732mm) on Top Layer And Track (8.68mm,-14.182mm)(8.68mm,-13.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-1(9.03mm,-14.732mm) on Top Layer And Track (9.38mm,-14.182mm)(9.38mm,-13.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-2(9.03mm,-13.232mm) on Top Layer And Track (8.68mm,-14.182mm)(8.68mm,-13.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R39-2(9.03mm,-13.232mm) on Top Layer And Track (9.38mm,-14.182mm)(9.38mm,-13.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R40-1(8.624mm,-3.048mm) on Top Layer And Track (7.674mm,-2.698mm)(8.074mm,-2.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-1(8.624mm,-3.048mm) on Top Layer And Track (7.674mm,-3.398mm)(8.074mm,-3.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(7.124mm,-3.048mm) on Top Layer And Track (7.674mm,-2.698mm)(8.074mm,-2.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(7.124mm,-3.048mm) on Top Layer And Track (7.674mm,-3.398mm)(8.074mm,-3.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(16.002mm,-2.806mm) on Top Layer And Track (15.652mm,-3.756mm)(15.652mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-1(16.002mm,-2.806mm) on Top Layer And Track (16.352mm,-3.756mm)(16.352mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-1(4.838mm,-10.414mm) on Top Layer And Track (5.388mm,-10.064mm)(5.788mm,-10.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-1(4.838mm,-10.414mm) on Top Layer And Track (5.388mm,-10.764mm)(5.788mm,-10.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R41-2(6.338mm,-10.414mm) on Top Layer And Track (5.388mm,-10.064mm)(5.788mm,-10.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-2(6.338mm,-10.414mm) on Top Layer And Track (5.388mm,-10.764mm)(5.788mm,-10.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(16.002mm,-4.306mm) on Top Layer And Track (15.652mm,-3.756mm)(15.652mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(16.002mm,-4.306mm) on Top Layer And Track (16.352mm,-3.756mm)(16.352mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R42-1(11.672mm,-3.048mm) on Top Layer And Track (10.722mm,-2.698mm)(11.122mm,-2.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-1(11.672mm,-3.048mm) on Top Layer And Track (10.722mm,-3.398mm)(11.122mm,-3.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(10.172mm,-3.048mm) on Top Layer And Track (10.722mm,-2.698mm)(11.122mm,-2.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(10.172mm,-3.048mm) on Top Layer And Track (10.722mm,-3.398mm)(11.122mm,-3.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-1(33.274mm,-39.612mm) on Top Layer And Track (32.924mm,-39.062mm)(32.924mm,-38.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-1(33.274mm,-39.612mm) on Top Layer And Track (33.624mm,-39.062mm)(33.624mm,-38.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-2(33.274mm,-38.112mm) on Top Layer And Track (32.924mm,-39.062mm)(32.924mm,-38.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R43-2(33.274mm,-38.112mm) on Top Layer And Track (33.624mm,-39.062mm)(33.624mm,-38.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-1(27.94mm,-40.64mm) on Top Layer And Track (27.59mm,-41.59mm)(27.59mm,-41.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R44-1(27.94mm,-40.64mm) on Top Layer And Track (28.29mm,-41.59mm)(28.29mm,-41.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(27.94mm,-42.14mm) on Top Layer And Track (27.59mm,-41.59mm)(27.59mm,-41.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(27.94mm,-42.14mm) on Top Layer And Track (28.29mm,-41.59mm)(28.29mm,-41.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R45-1(55.106mm,-16.256mm) on Top Layer And Track (54.156mm,-15.906mm)(54.556mm,-15.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-1(55.106mm,-16.256mm) on Top Layer And Track (54.156mm,-16.606mm)(54.556mm,-16.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-2(53.606mm,-16.256mm) on Top Layer And Track (54.156mm,-15.906mm)(54.556mm,-15.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-2(53.606mm,-16.256mm) on Top Layer And Track (54.156mm,-16.606mm)(54.556mm,-16.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-1(34.798mm,-65.774mm) on Top Layer And Track (34.448mm,-65.224mm)(34.448mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-1(34.798mm,-65.774mm) on Top Layer And Track (35.148mm,-65.224mm)(35.148mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-2(34.798mm,-64.274mm) on Top Layer And Track (34.448mm,-65.224mm)(34.448mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R46-2(34.798mm,-64.274mm) on Top Layer And Track (35.148mm,-65.224mm)(35.148mm,-64.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-1(13.208mm,-4.306mm) on Top Layer And Track (12.858mm,-3.756mm)(12.858mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-1(13.208mm,-4.306mm) on Top Layer And Track (13.558mm,-3.756mm)(13.558mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-2(13.208mm,-2.806mm) on Top Layer And Track (12.858mm,-3.756mm)(12.858mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R47-2(13.208mm,-2.806mm) on Top Layer And Track (13.558mm,-3.756mm)(13.558mm,-3.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(16.002mm,-7.354mm) on Top Layer And Track (15.652mm,-6.804mm)(15.652mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(16.002mm,-7.354mm) on Top Layer And Track (16.352mm,-6.804mm)(16.352mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(16.002mm,-5.854mm) on Top Layer And Track (15.652mm,-6.804mm)(15.652mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-2(16.002mm,-5.854mm) on Top Layer And Track (16.352mm,-6.804mm)(16.352mm,-6.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(12.7mm,-41.16mm) on Top Layer And Track (12.35mm,-42.11mm)(12.35mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-1(12.7mm,-41.16mm) on Top Layer And Track (13.05mm,-42.11mm)(13.05mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(12.7mm,-42.66mm) on Top Layer And Track (12.35mm,-42.11mm)(12.35mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(12.7mm,-42.66mm) on Top Layer And Track (13.05mm,-42.11mm)(13.05mm,-41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-1(5.056mm,-50.038mm) on Top Layer And Track (4.106mm,-49.688mm)(4.506mm,-49.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(5.056mm,-50.038mm) on Top Layer And Track (4.106mm,-50.388mm)(4.506mm,-50.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(3.556mm,-50.038mm) on Top Layer And Track (4.106mm,-49.688mm)(4.506mm,-49.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(3.556mm,-50.038mm) on Top Layer And Track (4.106mm,-50.388mm)(4.506mm,-50.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(28.848mm,-21.978mm) on Top Layer And Track (28.498mm,-21.428mm)(28.498mm,-21.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(28.848mm,-21.978mm) on Top Layer And Track (29.198mm,-21.428mm)(29.198mm,-21.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(28.848mm,-20.478mm) on Top Layer And Track (28.498mm,-21.428mm)(28.498mm,-21.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-2(28.848mm,-20.478mm) on Top Layer And Track (29.198mm,-21.428mm)(29.198mm,-21.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_1-1(45.974mm,-79.998mm) on Top Layer And Track (45.624mm,-79.448mm)(45.624mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_1-1(45.974mm,-79.998mm) on Top Layer And Track (46.324mm,-79.448mm)(46.324mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_1-2(45.974mm,-78.498mm) on Top Layer And Track (45.624mm,-79.448mm)(45.624mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9_1-2(45.974mm,-78.498mm) on Top Layer And Track (46.324mm,-79.448mm)(46.324mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_2-1(96.774mm,-79.998mm) on Top Layer And Track (96.424mm,-79.448mm)(96.424mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_2-1(96.774mm,-79.998mm) on Top Layer And Track (97.124mm,-79.448mm)(97.124mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9_2-2(96.774mm,-78.498mm) on Top Layer And Track (96.424mm,-79.448mm)(96.424mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9_2-2(96.774mm,-78.498mm) on Top Layer And Track (97.124mm,-79.448mm)(97.124mm,-79.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-1(7.76mm,-35.335mm) on Top Layer And Track (0.267mm,-35.208mm)(6.998mm,-35.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-14(24.27mm,-35.335mm) on Top Layer And Track (25.032mm,-35.208mm)(25.794mm,-35.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-15(25.921mm,-31.906mm) on Top Layer And Track (25.794mm,-35.208mm)(25.794mm,-32.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U1-24(25.921mm,-20.478mm) on Top Layer And Track (25.794mm,-19.714mm)(25.794mm,-17.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-25(24.27mm,-17.047mm) on Top Layer And Track (25.032mm,-17.174mm)(25.794mm,-17.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-38(7.76mm,-17.047mm) on Top Layer And Track (0.267mm,-17.174mm)(6.998mm,-17.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VR1-1(51.294mm,-25.302mm) on Top Layer And Track (50.244mm,-23.652mm)(56.944mm,-23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VR1-2(53.594mm,-25.302mm) on Top Layer And Track (50.244mm,-23.652mm)(56.944mm,-23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VR1-3(55.894mm,-25.302mm) on Top Layer And Track (50.244mm,-23.652mm)(56.944mm,-23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VR1-4(53.594mm,-19.402mm) on Top Layer And Track (50.244mm,-21.052mm)(56.944mm,-21.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :431

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Arc (19.282mm,-61.69mm) on Top Overlay And Text "Q11" (17.526mm,-62.992mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Arc (40.386mm,-12.402mm) on Top Overlay And Text "Q12_2" (36.576mm,-13.462mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Arc (58.166mm,-12.402mm) on Top Overlay And Text "Q12_3" (54.356mm,-13.462mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Arc (75.946mm,-12.402mm) on Top Overlay And Text "Q12_4" (72.136mm,-13.462mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "Hall In_2" (72.39mm,-89.916mm) on Top Overlay And Text "R27_2" (69.85mm,-82.804mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "Q6_2" (74.168mm,-73.406mm) on Top Overlay And Text "Q9_2" (73.741mm,-76.624mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R31" (35.814mm,-19.558mm) on Top Overlay And Track (36.63mm,-19.97mm)(37.03mm,-19.97mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R32" (35.802mm,-22.098mm) on Top Overlay And Track (36.618mm,-22.51mm)(37.018mm,-22.51mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R33" (35.814mm,-24.638mm) on Top Overlay And Track (36.63mm,-25.05mm)(37.03mm,-25.05mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R34" (32.512mm,-19.558mm) on Top Overlay And Track (33.328mm,-19.97mm)(33.728mm,-19.97mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R35" (32.512mm,-22.098mm) on Top Overlay And Track (33.328mm,-22.51mm)(33.728mm,-22.51mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R36" (32.512mm,-24.638mm) on Top Overlay And Track (33.34mm,-25.05mm)(33.74mm,-25.05mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (0.338mm,-15.678mm) on Top Overlay And Track (1.27mm,-15.24mm)(1.27mm,-12.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (0.338mm,-15.678mm) on Top Overlay And Track (1.27mm,-15.24mm)(6.35mm,-15.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "U6_2" (48.514mm,-80.518mm) on Top Overlay And Track (49.042mm,-80.538mm)(49.042mm,-73.538mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
Rule Violations :15

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room VL53L0X_D (Bounding Region = (98.62mm, 109.76mm, 113.86mm, 122.46mm) (InComponentClass('VL53L0X_D'))
Rule Violations :0

Processing Rule : Room WS2812B Driver (Bounding Region = (52.9mm, 76.74mm, 63.06mm, 89.44mm) (InComponentClass('WS2812B Driver'))
Rule Violations :0

Processing Rule : Room BatteryStepDownHV (Bounding Region = (58.996mm, 51.848mm, 127.068mm, 114.078mm) (InComponentClass('BatteryStepDownHV'))
Rule Violations :0

Processing Rule : Room ESP32 (Bounding Region = (27.446mm, 74.327mm, 58.742mm, 125mm) (InComponentClass('ESP32'))
Rule Violations :0

Processing Rule : Room IR4 (Bounding Region = (61.79mm, 84.36mm, 71.95mm, 94.52mm) (InComponentClass('IR4'))
Rule Violations :0

Processing Rule : Room 3V3 Step Down (Bounding Region = (71.95mm, 95.536mm, 89.73mm, 112.046mm) (InComponentClass('3V3 Step Down'))
Rule Violations :0

Processing Rule : Room IR1 (Bounding Region = (51.63mm, 64.04mm, 61.79mm, 74.2mm) (InComponentClass('IR1'))
Rule Violations :0

Processing Rule : Room IR2 (Bounding Region = (61.79mm, 64.04mm, 71.95mm, 74.2mm) (InComponentClass('IR2'))
Rule Violations :0

Processing Rule : Room IR3 (Bounding Region = (61.79mm, 74.2mm, 71.95mm, 84.36mm) (InComponentClass('IR3'))
Rule Violations :0

Processing Rule : Room VL53L0X_B (Bounding Region = (63.06mm, 109.76mm, 78.3mm, 122.46mm) (InComponentClass('VL53L0X_B'))
Rule Violations :0

Processing Rule : Room Receiver (Bounding Region = (57.98mm, 94.52mm, 71.95mm, 109.76mm) (InComponentClass('Receiver'))
Rule Violations :0

Processing Rule : Room TOF Sensor Control (Bounding Region = (27.5mm, 113.57mm, 45.28mm, 125mm) (InComponentClass('TOF Sensor Control'))
Rule Violations :0

Processing Rule : Room VL53L0X_A (Bounding Region = (45.28mm, 109.76mm, 60.52mm, 122.46mm) (InComponentClass('VL53L0X_A'))
Rule Violations :0

Processing Rule : Room Programming (Bounding Region = (27.564mm, 54.388mm, 52.9mm, 74.073mm) (InComponentClass('Programming'))
Rule Violations :0

Processing Rule : Room VL53L0X_C (Bounding Region = (80.84mm, 109.76mm, 96.08mm, 122.46mm) (InComponentClass('VL53L0X_C'))
Rule Violations :0

Processing Rule : Room Motor 1 (Bounding Region = (27.5mm, 25.94mm, 75.76mm, 61.5mm) (InComponentClass('Motor 1'))
Rule Violations :0

Processing Rule : Room Motor 2 (Bounding Region = (71.95mm, 25.94mm, 126.56mm, 61.5mm) (InComponentClass('Motor 2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01