
My_Lovly_project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005ca  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000006  00800060  00800060  0000063e  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 76 00 	jmp	0xec	; 0xec <__vector_1>
   8:	0c 94 9d 00 	jmp	0x13a	; 0x13a <__vector_2>
   c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__vector_3>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a6 36       	cpi	r26, 0x66	; 102
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <main>
  74:	0c 94 e3 02 	jmp	0x5c6	; 0x5c6 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <GIE_enable>:
  7c:	8f b7       	in	r24, 0x3f	; 63
  7e:	80 68       	ori	r24, 0x80	; 128
  80:	8f bf       	out	0x3f, r24	; 63
  82:	08 95       	ret

00000084 <GIE_disenale>:
  84:	8f b7       	in	r24, 0x3f	; 63
  86:	8f 77       	andi	r24, 0x7F	; 127
  88:	8f bf       	out	0x3f, r24	; 63
  8a:	08 95       	ret

0000008c <INT_0_init>:
  8c:	8b b7       	in	r24, 0x3b	; 59
  8e:	80 64       	ori	r24, 0x40	; 64
  90:	8b bf       	out	0x3b, r24	; 59
  92:	85 b7       	in	r24, 0x35	; 53
  94:	81 60       	ori	r24, 0x01	; 1
  96:	85 bf       	out	0x35, r24	; 53
  98:	85 b7       	in	r24, 0x35	; 53
  9a:	82 60       	ori	r24, 0x02	; 2
  9c:	85 bf       	out	0x35, r24	; 53
  9e:	08 95       	ret

000000a0 <INT_1_init>:
  a0:	8b b7       	in	r24, 0x3b	; 59
  a2:	80 68       	ori	r24, 0x80	; 128
  a4:	8b bf       	out	0x3b, r24	; 59
  a6:	85 b7       	in	r24, 0x35	; 53
  a8:	84 60       	ori	r24, 0x04	; 4
  aa:	85 bf       	out	0x35, r24	; 53
  ac:	85 b7       	in	r24, 0x35	; 53
  ae:	88 60       	ori	r24, 0x08	; 8
  b0:	85 bf       	out	0x35, r24	; 53
  b2:	08 95       	ret

000000b4 <INT_2_init>:
  b4:	8b b7       	in	r24, 0x3b	; 59
  b6:	80 62       	ori	r24, 0x20	; 32
  b8:	8b bf       	out	0x3b, r24	; 59
  ba:	84 b7       	in	r24, 0x34	; 52
  bc:	8f 7b       	andi	r24, 0xBF	; 191
  be:	84 bf       	out	0x34, r24	; 52
  c0:	08 95       	ret

000000c2 <INT0_CallBack>:
  c2:	00 97       	sbiw	r24, 0x00	; 0
  c4:	21 f0       	breq	.+8      	; 0xce <INT0_CallBack+0xc>
  c6:	90 93 61 00 	sts	0x0061, r25
  ca:	80 93 60 00 	sts	0x0060, r24
  ce:	08 95       	ret

000000d0 <INT2_CallBack>:
  d0:	00 97       	sbiw	r24, 0x00	; 0
  d2:	21 f0       	breq	.+8      	; 0xdc <INT2_CallBack+0xc>
  d4:	90 93 65 00 	sts	0x0065, r25
  d8:	80 93 64 00 	sts	0x0064, r24
  dc:	08 95       	ret

000000de <INT1_CallBack>:
  de:	00 97       	sbiw	r24, 0x00	; 0
  e0:	21 f0       	breq	.+8      	; 0xea <INT1_CallBack+0xc>
  e2:	90 93 63 00 	sts	0x0063, r25
  e6:	80 93 62 00 	sts	0x0062, r24
  ea:	08 95       	ret

000000ec <__vector_1>:
  ec:	1f 92       	push	r1
  ee:	0f 92       	push	r0
  f0:	0f b6       	in	r0, 0x3f	; 63
  f2:	0f 92       	push	r0
  f4:	11 24       	eor	r1, r1
  f6:	2f 93       	push	r18
  f8:	3f 93       	push	r19
  fa:	4f 93       	push	r20
  fc:	5f 93       	push	r21
  fe:	6f 93       	push	r22
 100:	7f 93       	push	r23
 102:	8f 93       	push	r24
 104:	9f 93       	push	r25
 106:	af 93       	push	r26
 108:	bf 93       	push	r27
 10a:	ef 93       	push	r30
 10c:	ff 93       	push	r31
 10e:	e0 91 60 00 	lds	r30, 0x0060
 112:	f0 91 61 00 	lds	r31, 0x0061
 116:	09 95       	icall
 118:	ff 91       	pop	r31
 11a:	ef 91       	pop	r30
 11c:	bf 91       	pop	r27
 11e:	af 91       	pop	r26
 120:	9f 91       	pop	r25
 122:	8f 91       	pop	r24
 124:	7f 91       	pop	r23
 126:	6f 91       	pop	r22
 128:	5f 91       	pop	r21
 12a:	4f 91       	pop	r20
 12c:	3f 91       	pop	r19
 12e:	2f 91       	pop	r18
 130:	0f 90       	pop	r0
 132:	0f be       	out	0x3f, r0	; 63
 134:	0f 90       	pop	r0
 136:	1f 90       	pop	r1
 138:	18 95       	reti

0000013a <__vector_2>:
 13a:	1f 92       	push	r1
 13c:	0f 92       	push	r0
 13e:	0f b6       	in	r0, 0x3f	; 63
 140:	0f 92       	push	r0
 142:	11 24       	eor	r1, r1
 144:	2f 93       	push	r18
 146:	3f 93       	push	r19
 148:	4f 93       	push	r20
 14a:	5f 93       	push	r21
 14c:	6f 93       	push	r22
 14e:	7f 93       	push	r23
 150:	8f 93       	push	r24
 152:	9f 93       	push	r25
 154:	af 93       	push	r26
 156:	bf 93       	push	r27
 158:	ef 93       	push	r30
 15a:	ff 93       	push	r31
 15c:	e0 91 62 00 	lds	r30, 0x0062
 160:	f0 91 63 00 	lds	r31, 0x0063
 164:	09 95       	icall
 166:	ff 91       	pop	r31
 168:	ef 91       	pop	r30
 16a:	bf 91       	pop	r27
 16c:	af 91       	pop	r26
 16e:	9f 91       	pop	r25
 170:	8f 91       	pop	r24
 172:	7f 91       	pop	r23
 174:	6f 91       	pop	r22
 176:	5f 91       	pop	r21
 178:	4f 91       	pop	r20
 17a:	3f 91       	pop	r19
 17c:	2f 91       	pop	r18
 17e:	0f 90       	pop	r0
 180:	0f be       	out	0x3f, r0	; 63
 182:	0f 90       	pop	r0
 184:	1f 90       	pop	r1
 186:	18 95       	reti

00000188 <__vector_3>:
 188:	1f 92       	push	r1
 18a:	0f 92       	push	r0
 18c:	0f b6       	in	r0, 0x3f	; 63
 18e:	0f 92       	push	r0
 190:	11 24       	eor	r1, r1
 192:	2f 93       	push	r18
 194:	3f 93       	push	r19
 196:	4f 93       	push	r20
 198:	5f 93       	push	r21
 19a:	6f 93       	push	r22
 19c:	7f 93       	push	r23
 19e:	8f 93       	push	r24
 1a0:	9f 93       	push	r25
 1a2:	af 93       	push	r26
 1a4:	bf 93       	push	r27
 1a6:	ef 93       	push	r30
 1a8:	ff 93       	push	r31
 1aa:	e0 91 64 00 	lds	r30, 0x0064
 1ae:	f0 91 65 00 	lds	r31, 0x0065
 1b2:	09 95       	icall
 1b4:	ff 91       	pop	r31
 1b6:	ef 91       	pop	r30
 1b8:	bf 91       	pop	r27
 1ba:	af 91       	pop	r26
 1bc:	9f 91       	pop	r25
 1be:	8f 91       	pop	r24
 1c0:	7f 91       	pop	r23
 1c2:	6f 91       	pop	r22
 1c4:	5f 91       	pop	r21
 1c6:	4f 91       	pop	r20
 1c8:	3f 91       	pop	r19
 1ca:	2f 91       	pop	r18
 1cc:	0f 90       	pop	r0
 1ce:	0f be       	out	0x3f, r0	; 63
 1d0:	0f 90       	pop	r0
 1d2:	1f 90       	pop	r1
 1d4:	18 95       	reti

000001d6 <DIO_Set_pin_direction>:
 1d6:	84 30       	cpi	r24, 0x04	; 4
 1d8:	08 f0       	brcs	.+2      	; 0x1dc <DIO_Set_pin_direction+0x6>
 1da:	75 c0       	rjmp	.+234    	; 0x2c6 <DIO_Set_pin_direction+0xf0>
 1dc:	68 30       	cpi	r22, 0x08	; 8
 1de:	08 f0       	brcs	.+2      	; 0x1e2 <DIO_Set_pin_direction+0xc>
 1e0:	72 c0       	rjmp	.+228    	; 0x2c6 <DIO_Set_pin_direction+0xf0>
 1e2:	41 30       	cpi	r20, 0x01	; 1
 1e4:	b1 f5       	brne	.+108    	; 0x252 <DIO_Set_pin_direction+0x7c>
 1e6:	81 30       	cpi	r24, 0x01	; 1
 1e8:	99 f0       	breq	.+38     	; 0x210 <DIO_Set_pin_direction+0x3a>
 1ea:	81 30       	cpi	r24, 0x01	; 1
 1ec:	30 f0       	brcs	.+12     	; 0x1fa <DIO_Set_pin_direction+0x24>
 1ee:	82 30       	cpi	r24, 0x02	; 2
 1f0:	d1 f0       	breq	.+52     	; 0x226 <DIO_Set_pin_direction+0x50>
 1f2:	83 30       	cpi	r24, 0x03	; 3
 1f4:	09 f0       	breq	.+2      	; 0x1f8 <DIO_Set_pin_direction+0x22>
 1f6:	67 c0       	rjmp	.+206    	; 0x2c6 <DIO_Set_pin_direction+0xf0>
 1f8:	21 c0       	rjmp	.+66     	; 0x23c <DIO_Set_pin_direction+0x66>
 1fa:	2a b3       	in	r18, 0x1a	; 26
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	02 c0       	rjmp	.+4      	; 0x206 <DIO_Set_pin_direction+0x30>
 202:	88 0f       	add	r24, r24
 204:	99 1f       	adc	r25, r25
 206:	6a 95       	dec	r22
 208:	e2 f7       	brpl	.-8      	; 0x202 <DIO_Set_pin_direction+0x2c>
 20a:	28 2b       	or	r18, r24
 20c:	2a bb       	out	0x1a, r18	; 26
 20e:	59 c0       	rjmp	.+178    	; 0x2c2 <DIO_Set_pin_direction+0xec>
 210:	27 b3       	in	r18, 0x17	; 23
 212:	81 e0       	ldi	r24, 0x01	; 1
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	02 c0       	rjmp	.+4      	; 0x21c <DIO_Set_pin_direction+0x46>
 218:	88 0f       	add	r24, r24
 21a:	99 1f       	adc	r25, r25
 21c:	6a 95       	dec	r22
 21e:	e2 f7       	brpl	.-8      	; 0x218 <DIO_Set_pin_direction+0x42>
 220:	28 2b       	or	r18, r24
 222:	27 bb       	out	0x17, r18	; 23
 224:	4e c0       	rjmp	.+156    	; 0x2c2 <DIO_Set_pin_direction+0xec>
 226:	24 b3       	in	r18, 0x14	; 20
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	02 c0       	rjmp	.+4      	; 0x232 <DIO_Set_pin_direction+0x5c>
 22e:	88 0f       	add	r24, r24
 230:	99 1f       	adc	r25, r25
 232:	6a 95       	dec	r22
 234:	e2 f7       	brpl	.-8      	; 0x22e <DIO_Set_pin_direction+0x58>
 236:	28 2b       	or	r18, r24
 238:	24 bb       	out	0x14, r18	; 20
 23a:	43 c0       	rjmp	.+134    	; 0x2c2 <DIO_Set_pin_direction+0xec>
 23c:	21 b3       	in	r18, 0x11	; 17
 23e:	81 e0       	ldi	r24, 0x01	; 1
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	02 c0       	rjmp	.+4      	; 0x248 <DIO_Set_pin_direction+0x72>
 244:	88 0f       	add	r24, r24
 246:	99 1f       	adc	r25, r25
 248:	6a 95       	dec	r22
 24a:	e2 f7       	brpl	.-8      	; 0x244 <DIO_Set_pin_direction+0x6e>
 24c:	28 2b       	or	r18, r24
 24e:	21 bb       	out	0x11, r18	; 17
 250:	38 c0       	rjmp	.+112    	; 0x2c2 <DIO_Set_pin_direction+0xec>
 252:	81 30       	cpi	r24, 0x01	; 1
 254:	99 f0       	breq	.+38     	; 0x27c <DIO_Set_pin_direction+0xa6>
 256:	81 30       	cpi	r24, 0x01	; 1
 258:	28 f0       	brcs	.+10     	; 0x264 <DIO_Set_pin_direction+0x8e>
 25a:	82 30       	cpi	r24, 0x02	; 2
 25c:	d9 f0       	breq	.+54     	; 0x294 <DIO_Set_pin_direction+0xbe>
 25e:	83 30       	cpi	r24, 0x03	; 3
 260:	91 f5       	brne	.+100    	; 0x2c6 <DIO_Set_pin_direction+0xf0>
 262:	24 c0       	rjmp	.+72     	; 0x2ac <DIO_Set_pin_direction+0xd6>
 264:	2a b3       	in	r18, 0x1a	; 26
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 c0       	rjmp	.+4      	; 0x270 <DIO_Set_pin_direction+0x9a>
 26c:	88 0f       	add	r24, r24
 26e:	99 1f       	adc	r25, r25
 270:	6a 95       	dec	r22
 272:	e2 f7       	brpl	.-8      	; 0x26c <DIO_Set_pin_direction+0x96>
 274:	80 95       	com	r24
 276:	82 23       	and	r24, r18
 278:	8a bb       	out	0x1a, r24	; 26
 27a:	23 c0       	rjmp	.+70     	; 0x2c2 <DIO_Set_pin_direction+0xec>
 27c:	27 b3       	in	r18, 0x17	; 23
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	02 c0       	rjmp	.+4      	; 0x288 <DIO_Set_pin_direction+0xb2>
 284:	88 0f       	add	r24, r24
 286:	99 1f       	adc	r25, r25
 288:	6a 95       	dec	r22
 28a:	e2 f7       	brpl	.-8      	; 0x284 <DIO_Set_pin_direction+0xae>
 28c:	80 95       	com	r24
 28e:	82 23       	and	r24, r18
 290:	87 bb       	out	0x17, r24	; 23
 292:	17 c0       	rjmp	.+46     	; 0x2c2 <DIO_Set_pin_direction+0xec>
 294:	24 b3       	in	r18, 0x14	; 20
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <DIO_Set_pin_direction+0xca>
 29c:	88 0f       	add	r24, r24
 29e:	99 1f       	adc	r25, r25
 2a0:	6a 95       	dec	r22
 2a2:	e2 f7       	brpl	.-8      	; 0x29c <DIO_Set_pin_direction+0xc6>
 2a4:	80 95       	com	r24
 2a6:	82 23       	and	r24, r18
 2a8:	84 bb       	out	0x14, r24	; 20
 2aa:	0b c0       	rjmp	.+22     	; 0x2c2 <DIO_Set_pin_direction+0xec>
 2ac:	21 b3       	in	r18, 0x11	; 17
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <DIO_Set_pin_direction+0xe2>
 2b4:	88 0f       	add	r24, r24
 2b6:	99 1f       	adc	r25, r25
 2b8:	6a 95       	dec	r22
 2ba:	e2 f7       	brpl	.-8      	; 0x2b4 <DIO_Set_pin_direction+0xde>
 2bc:	80 95       	com	r24
 2be:	82 23       	and	r24, r18
 2c0:	81 bb       	out	0x11, r24	; 17
 2c2:	80 e0       	ldi	r24, 0x00	; 0
 2c4:	08 95       	ret
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	08 95       	ret

000002ca <DIO_Set_pin_value>:
 2ca:	84 30       	cpi	r24, 0x04	; 4
 2cc:	08 f0       	brcs	.+2      	; 0x2d0 <DIO_Set_pin_value+0x6>
 2ce:	69 c0       	rjmp	.+210    	; 0x3a2 <DIO_Set_pin_value+0xd8>
 2d0:	68 30       	cpi	r22, 0x08	; 8
 2d2:	08 f0       	brcs	.+2      	; 0x2d6 <DIO_Set_pin_value+0xc>
 2d4:	66 c0       	rjmp	.+204    	; 0x3a2 <DIO_Set_pin_value+0xd8>
 2d6:	41 30       	cpi	r20, 0x01	; 1
 2d8:	59 f5       	brne	.+86     	; 0x330 <DIO_Set_pin_value+0x66>
 2da:	81 30       	cpi	r24, 0x01	; 1
 2dc:	41 f0       	breq	.+16     	; 0x2ee <DIO_Set_pin_value+0x24>
 2de:	81 30       	cpi	r24, 0x01	; 1
 2e0:	80 f1       	brcs	.+96     	; 0x342 <DIO_Set_pin_value+0x78>
 2e2:	82 30       	cpi	r24, 0x02	; 2
 2e4:	79 f0       	breq	.+30     	; 0x304 <DIO_Set_pin_value+0x3a>
 2e6:	83 30       	cpi	r24, 0x03	; 3
 2e8:	09 f0       	breq	.+2      	; 0x2ec <DIO_Set_pin_value+0x22>
 2ea:	5b c0       	rjmp	.+182    	; 0x3a2 <DIO_Set_pin_value+0xd8>
 2ec:	16 c0       	rjmp	.+44     	; 0x31a <DIO_Set_pin_value+0x50>
 2ee:	28 b3       	in	r18, 0x18	; 24
 2f0:	81 e0       	ldi	r24, 0x01	; 1
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	02 c0       	rjmp	.+4      	; 0x2fa <DIO_Set_pin_value+0x30>
 2f6:	88 0f       	add	r24, r24
 2f8:	99 1f       	adc	r25, r25
 2fa:	6a 95       	dec	r22
 2fc:	e2 f7       	brpl	.-8      	; 0x2f6 <DIO_Set_pin_value+0x2c>
 2fe:	28 2b       	or	r18, r24
 300:	28 bb       	out	0x18, r18	; 24
 302:	4d c0       	rjmp	.+154    	; 0x39e <DIO_Set_pin_value+0xd4>
 304:	25 b3       	in	r18, 0x15	; 21
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	02 c0       	rjmp	.+4      	; 0x310 <DIO_Set_pin_value+0x46>
 30c:	88 0f       	add	r24, r24
 30e:	99 1f       	adc	r25, r25
 310:	6a 95       	dec	r22
 312:	e2 f7       	brpl	.-8      	; 0x30c <DIO_Set_pin_value+0x42>
 314:	28 2b       	or	r18, r24
 316:	25 bb       	out	0x15, r18	; 21
 318:	42 c0       	rjmp	.+132    	; 0x39e <DIO_Set_pin_value+0xd4>
 31a:	22 b3       	in	r18, 0x12	; 18
 31c:	81 e0       	ldi	r24, 0x01	; 1
 31e:	90 e0       	ldi	r25, 0x00	; 0
 320:	02 c0       	rjmp	.+4      	; 0x326 <DIO_Set_pin_value+0x5c>
 322:	88 0f       	add	r24, r24
 324:	99 1f       	adc	r25, r25
 326:	6a 95       	dec	r22
 328:	e2 f7       	brpl	.-8      	; 0x322 <DIO_Set_pin_value+0x58>
 32a:	28 2b       	or	r18, r24
 32c:	22 bb       	out	0x12, r18	; 18
 32e:	37 c0       	rjmp	.+110    	; 0x39e <DIO_Set_pin_value+0xd4>
 330:	81 30       	cpi	r24, 0x01	; 1
 332:	91 f0       	breq	.+36     	; 0x358 <DIO_Set_pin_value+0x8e>
 334:	81 30       	cpi	r24, 0x01	; 1
 336:	28 f0       	brcs	.+10     	; 0x342 <DIO_Set_pin_value+0x78>
 338:	82 30       	cpi	r24, 0x02	; 2
 33a:	d1 f0       	breq	.+52     	; 0x370 <DIO_Set_pin_value+0xa6>
 33c:	83 30       	cpi	r24, 0x03	; 3
 33e:	89 f5       	brne	.+98     	; 0x3a2 <DIO_Set_pin_value+0xd8>
 340:	23 c0       	rjmp	.+70     	; 0x388 <DIO_Set_pin_value+0xbe>
 342:	2b b3       	in	r18, 0x1b	; 27
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	02 c0       	rjmp	.+4      	; 0x34e <DIO_Set_pin_value+0x84>
 34a:	88 0f       	add	r24, r24
 34c:	99 1f       	adc	r25, r25
 34e:	6a 95       	dec	r22
 350:	e2 f7       	brpl	.-8      	; 0x34a <DIO_Set_pin_value+0x80>
 352:	28 2b       	or	r18, r24
 354:	2b bb       	out	0x1b, r18	; 27
 356:	23 c0       	rjmp	.+70     	; 0x39e <DIO_Set_pin_value+0xd4>
 358:	28 b3       	in	r18, 0x18	; 24
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	02 c0       	rjmp	.+4      	; 0x364 <DIO_Set_pin_value+0x9a>
 360:	88 0f       	add	r24, r24
 362:	99 1f       	adc	r25, r25
 364:	6a 95       	dec	r22
 366:	e2 f7       	brpl	.-8      	; 0x360 <DIO_Set_pin_value+0x96>
 368:	80 95       	com	r24
 36a:	82 23       	and	r24, r18
 36c:	88 bb       	out	0x18, r24	; 24
 36e:	17 c0       	rjmp	.+46     	; 0x39e <DIO_Set_pin_value+0xd4>
 370:	25 b3       	in	r18, 0x15	; 21
 372:	81 e0       	ldi	r24, 0x01	; 1
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	02 c0       	rjmp	.+4      	; 0x37c <DIO_Set_pin_value+0xb2>
 378:	88 0f       	add	r24, r24
 37a:	99 1f       	adc	r25, r25
 37c:	6a 95       	dec	r22
 37e:	e2 f7       	brpl	.-8      	; 0x378 <DIO_Set_pin_value+0xae>
 380:	80 95       	com	r24
 382:	82 23       	and	r24, r18
 384:	85 bb       	out	0x15, r24	; 21
 386:	0b c0       	rjmp	.+22     	; 0x39e <DIO_Set_pin_value+0xd4>
 388:	22 b3       	in	r18, 0x12	; 18
 38a:	81 e0       	ldi	r24, 0x01	; 1
 38c:	90 e0       	ldi	r25, 0x00	; 0
 38e:	02 c0       	rjmp	.+4      	; 0x394 <DIO_Set_pin_value+0xca>
 390:	88 0f       	add	r24, r24
 392:	99 1f       	adc	r25, r25
 394:	6a 95       	dec	r22
 396:	e2 f7       	brpl	.-8      	; 0x390 <DIO_Set_pin_value+0xc6>
 398:	80 95       	com	r24
 39a:	82 23       	and	r24, r18
 39c:	82 bb       	out	0x12, r24	; 18
 39e:	80 e0       	ldi	r24, 0x00	; 0
 3a0:	08 95       	ret
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	08 95       	ret

000003a6 <DIO_Get_pin_value>:
 3a6:	84 30       	cpi	r24, 0x04	; 4
 3a8:	d0 f4       	brcc	.+52     	; 0x3de <DIO_Get_pin_value+0x38>
 3aa:	68 30       	cpi	r22, 0x08	; 8
 3ac:	c0 f4       	brcc	.+48     	; 0x3de <DIO_Get_pin_value+0x38>
 3ae:	81 30       	cpi	r24, 0x01	; 1
 3b0:	49 f0       	breq	.+18     	; 0x3c4 <DIO_Get_pin_value+0x1e>
 3b2:	81 30       	cpi	r24, 0x01	; 1
 3b4:	28 f0       	brcs	.+10     	; 0x3c0 <DIO_Get_pin_value+0x1a>
 3b6:	82 30       	cpi	r24, 0x02	; 2
 3b8:	39 f0       	breq	.+14     	; 0x3c8 <DIO_Get_pin_value+0x22>
 3ba:	83 30       	cpi	r24, 0x03	; 3
 3bc:	81 f4       	brne	.+32     	; 0x3de <DIO_Get_pin_value+0x38>
 3be:	06 c0       	rjmp	.+12     	; 0x3cc <DIO_Get_pin_value+0x26>
 3c0:	89 b3       	in	r24, 0x19	; 25
 3c2:	05 c0       	rjmp	.+10     	; 0x3ce <DIO_Get_pin_value+0x28>
 3c4:	86 b3       	in	r24, 0x16	; 22
 3c6:	03 c0       	rjmp	.+6      	; 0x3ce <DIO_Get_pin_value+0x28>
 3c8:	83 b3       	in	r24, 0x13	; 19
 3ca:	01 c0       	rjmp	.+2      	; 0x3ce <DIO_Get_pin_value+0x28>
 3cc:	80 b3       	in	r24, 0x10	; 16
 3ce:	90 e0       	ldi	r25, 0x00	; 0
 3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <DIO_Get_pin_value+0x30>
 3d2:	95 95       	asr	r25
 3d4:	87 95       	ror	r24
 3d6:	6a 95       	dec	r22
 3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <DIO_Get_pin_value+0x2c>
 3da:	81 70       	andi	r24, 0x01	; 1
 3dc:	08 95       	ret
 3de:	80 e0       	ldi	r24, 0x00	; 0
 3e0:	08 95       	ret

000003e2 <DIO_Set_Port_value>:
 3e2:	81 30       	cpi	r24, 0x01	; 1
 3e4:	51 f0       	breq	.+20     	; 0x3fa <DIO_Set_Port_value+0x18>
 3e6:	81 30       	cpi	r24, 0x01	; 1
 3e8:	30 f0       	brcs	.+12     	; 0x3f6 <DIO_Set_Port_value+0x14>
 3ea:	82 30       	cpi	r24, 0x02	; 2
 3ec:	41 f0       	breq	.+16     	; 0x3fe <DIO_Set_Port_value+0x1c>
 3ee:	83 30       	cpi	r24, 0x03	; 3
 3f0:	49 f0       	breq	.+18     	; 0x404 <DIO_Set_Port_value+0x22>
 3f2:	81 e0       	ldi	r24, 0x01	; 1
 3f4:	08 95       	ret
 3f6:	6b bb       	out	0x1b, r22	; 27
 3f8:	03 c0       	rjmp	.+6      	; 0x400 <DIO_Set_Port_value+0x1e>
 3fa:	68 bb       	out	0x18, r22	; 24
 3fc:	01 c0       	rjmp	.+2      	; 0x400 <DIO_Set_Port_value+0x1e>
 3fe:	65 bb       	out	0x15, r22	; 21
 400:	80 e0       	ldi	r24, 0x00	; 0
 402:	08 95       	ret
 404:	62 bb       	out	0x12, r22	; 18
 406:	80 e0       	ldi	r24, 0x00	; 0
 408:	08 95       	ret

0000040a <DIO_Set_Port_Dirction>:
 40a:	61 30       	cpi	r22, 0x01	; 1
 40c:	81 f4       	brne	.+32     	; 0x42e <DIO_Set_Port_Dirction+0x24>
 40e:	81 30       	cpi	r24, 0x01	; 1
 410:	41 f0       	breq	.+16     	; 0x422 <DIO_Set_Port_Dirction+0x18>
 412:	81 30       	cpi	r24, 0x01	; 1
 414:	18 f0       	brcs	.+6      	; 0x41c <DIO_Set_Port_Dirction+0x12>
 416:	82 30       	cpi	r24, 0x02	; 2
 418:	81 f4       	brne	.+32     	; 0x43a <DIO_Set_Port_Dirction+0x30>
 41a:	06 c0       	rjmp	.+12     	; 0x428 <DIO_Set_Port_Dirction+0x1e>
 41c:	8f ef       	ldi	r24, 0xFF	; 255
 41e:	8a bb       	out	0x1a, r24	; 26
 420:	18 c0       	rjmp	.+48     	; 0x452 <DIO_Set_Port_Dirction+0x48>
 422:	8f ef       	ldi	r24, 0xFF	; 255
 424:	87 bb       	out	0x17, r24	; 23
 426:	15 c0       	rjmp	.+42     	; 0x452 <DIO_Set_Port_Dirction+0x48>
 428:	8f ef       	ldi	r24, 0xFF	; 255
 42a:	84 bb       	out	0x14, r24	; 20
 42c:	12 c0       	rjmp	.+36     	; 0x452 <DIO_Set_Port_Dirction+0x48>
 42e:	81 30       	cpi	r24, 0x01	; 1
 430:	51 f0       	breq	.+20     	; 0x446 <DIO_Set_Port_Dirction+0x3c>
 432:	81 30       	cpi	r24, 0x01	; 1
 434:	28 f0       	brcs	.+10     	; 0x440 <DIO_Set_Port_Dirction+0x36>
 436:	82 30       	cpi	r24, 0x02	; 2
 438:	41 f0       	breq	.+16     	; 0x44a <DIO_Set_Port_Dirction+0x40>
 43a:	83 30       	cpi	r24, 0x03	; 3
 43c:	61 f4       	brne	.+24     	; 0x456 <DIO_Set_Port_Dirction+0x4c>
 43e:	07 c0       	rjmp	.+14     	; 0x44e <DIO_Set_Port_Dirction+0x44>
 440:	8f ef       	ldi	r24, 0xFF	; 255
 442:	8b bb       	out	0x1b, r24	; 27
 444:	06 c0       	rjmp	.+12     	; 0x452 <DIO_Set_Port_Dirction+0x48>
 446:	17 ba       	out	0x17, r1	; 23
 448:	04 c0       	rjmp	.+8      	; 0x452 <DIO_Set_Port_Dirction+0x48>
 44a:	14 ba       	out	0x14, r1	; 20
 44c:	02 c0       	rjmp	.+4      	; 0x452 <DIO_Set_Port_Dirction+0x48>
 44e:	8f ef       	ldi	r24, 0xFF	; 255
 450:	81 bb       	out	0x11, r24	; 17
 452:	80 e0       	ldi	r24, 0x00	; 0
 454:	08 95       	ret
 456:	81 e0       	ldi	r24, 0x01	; 1
 458:	08 95       	ret

0000045a <DIO_Toggle_Pin>:
 45a:	81 30       	cpi	r24, 0x01	; 1
 45c:	99 f0       	breq	.+38     	; 0x484 <__stack+0x25>
 45e:	81 30       	cpi	r24, 0x01	; 1
 460:	30 f0       	brcs	.+12     	; 0x46e <__stack+0xf>
 462:	82 30       	cpi	r24, 0x02	; 2
 464:	d1 f0       	breq	.+52     	; 0x49a <__stack+0x3b>
 466:	83 30       	cpi	r24, 0x03	; 3
 468:	21 f1       	breq	.+72     	; 0x4b2 <__stack+0x53>
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	08 95       	ret
 46e:	2b b3       	in	r18, 0x1b	; 27
 470:	81 e0       	ldi	r24, 0x01	; 1
 472:	90 e0       	ldi	r25, 0x00	; 0
 474:	02 c0       	rjmp	.+4      	; 0x47a <__stack+0x1b>
 476:	88 0f       	add	r24, r24
 478:	99 1f       	adc	r25, r25
 47a:	6a 95       	dec	r22
 47c:	e2 f7       	brpl	.-8      	; 0x476 <__stack+0x17>
 47e:	28 27       	eor	r18, r24
 480:	2b bb       	out	0x1b, r18	; 27
 482:	15 c0       	rjmp	.+42     	; 0x4ae <__stack+0x4f>
 484:	28 b3       	in	r18, 0x18	; 24
 486:	81 e0       	ldi	r24, 0x01	; 1
 488:	90 e0       	ldi	r25, 0x00	; 0
 48a:	02 c0       	rjmp	.+4      	; 0x490 <__stack+0x31>
 48c:	88 0f       	add	r24, r24
 48e:	99 1f       	adc	r25, r25
 490:	6a 95       	dec	r22
 492:	e2 f7       	brpl	.-8      	; 0x48c <__stack+0x2d>
 494:	28 27       	eor	r18, r24
 496:	28 bb       	out	0x18, r18	; 24
 498:	0a c0       	rjmp	.+20     	; 0x4ae <__stack+0x4f>
 49a:	25 b3       	in	r18, 0x15	; 21
 49c:	81 e0       	ldi	r24, 0x01	; 1
 49e:	90 e0       	ldi	r25, 0x00	; 0
 4a0:	02 c0       	rjmp	.+4      	; 0x4a6 <__stack+0x47>
 4a2:	88 0f       	add	r24, r24
 4a4:	99 1f       	adc	r25, r25
 4a6:	6a 95       	dec	r22
 4a8:	e2 f7       	brpl	.-8      	; 0x4a2 <__stack+0x43>
 4aa:	28 27       	eor	r18, r24
 4ac:	25 bb       	out	0x15, r18	; 21
 4ae:	80 e0       	ldi	r24, 0x00	; 0
 4b0:	08 95       	ret
 4b2:	22 b3       	in	r18, 0x12	; 18
 4b4:	81 e0       	ldi	r24, 0x01	; 1
 4b6:	90 e0       	ldi	r25, 0x00	; 0
 4b8:	02 c0       	rjmp	.+4      	; 0x4be <__stack+0x5f>
 4ba:	88 0f       	add	r24, r24
 4bc:	99 1f       	adc	r25, r25
 4be:	6a 95       	dec	r22
 4c0:	e2 f7       	brpl	.-8      	; 0x4ba <__stack+0x5b>
 4c2:	28 27       	eor	r18, r24
 4c4:	22 bb       	out	0x12, r18	; 18
 4c6:	80 e0       	ldi	r24, 0x00	; 0
 4c8:	08 95       	ret

000004ca <ADC_init>:
 4ca:	3e 9a       	sbi	0x07, 6	; 7
 4cc:	3f 98       	cbi	0x07, 7	; 7
 4ce:	3d 9a       	sbi	0x07, 5	; 7
 4d0:	30 9a       	sbi	0x06, 0	; 6
 4d2:	31 9a       	sbi	0x06, 1	; 6
 4d4:	32 9a       	sbi	0x06, 2	; 6
 4d6:	37 9a       	sbi	0x06, 7	; 6
 4d8:	08 95       	ret

000004da <ADC_return>:
 4da:	83 30       	cpi	r24, 0x03	; 3
 4dc:	a1 f0       	breq	.+40     	; 0x506 <ADC_return+0x2c>
 4de:	84 30       	cpi	r24, 0x04	; 4
 4e0:	28 f4       	brcc	.+10     	; 0x4ec <ADC_return+0x12>
 4e2:	81 30       	cpi	r24, 0x01	; 1
 4e4:	61 f0       	breq	.+24     	; 0x4fe <ADC_return+0x24>
 4e6:	82 30       	cpi	r24, 0x02	; 2
 4e8:	60 f4       	brcc	.+24     	; 0x502 <ADC_return+0x28>
 4ea:	1b c0       	rjmp	.+54     	; 0x522 <ADC_return+0x48>
 4ec:	85 30       	cpi	r24, 0x05	; 5
 4ee:	81 f0       	breq	.+32     	; 0x510 <ADC_return+0x36>
 4f0:	85 30       	cpi	r24, 0x05	; 5
 4f2:	60 f0       	brcs	.+24     	; 0x50c <ADC_return+0x32>
 4f4:	86 30       	cpi	r24, 0x06	; 6
 4f6:	79 f0       	breq	.+30     	; 0x516 <ADC_return+0x3c>
 4f8:	87 30       	cpi	r24, 0x07	; 7
 4fa:	99 f4       	brne	.+38     	; 0x522 <ADC_return+0x48>
 4fc:	0f c0       	rjmp	.+30     	; 0x51c <ADC_return+0x42>
 4fe:	38 9a       	sbi	0x07, 0	; 7
 500:	12 c0       	rjmp	.+36     	; 0x526 <ADC_return+0x4c>
 502:	39 9a       	sbi	0x07, 1	; 7
 504:	10 c0       	rjmp	.+32     	; 0x526 <ADC_return+0x4c>
 506:	87 b1       	in	r24, 0x07	; 7
 508:	83 60       	ori	r24, 0x03	; 3
 50a:	0c c0       	rjmp	.+24     	; 0x524 <ADC_return+0x4a>
 50c:	3a 9a       	sbi	0x07, 2	; 7
 50e:	0b c0       	rjmp	.+22     	; 0x526 <ADC_return+0x4c>
 510:	87 b1       	in	r24, 0x07	; 7
 512:	85 60       	ori	r24, 0x05	; 5
 514:	07 c0       	rjmp	.+14     	; 0x524 <ADC_return+0x4a>
 516:	87 b1       	in	r24, 0x07	; 7
 518:	86 60       	ori	r24, 0x06	; 6
 51a:	04 c0       	rjmp	.+8      	; 0x524 <ADC_return+0x4a>
 51c:	87 b1       	in	r24, 0x07	; 7
 51e:	87 60       	ori	r24, 0x07	; 7
 520:	01 c0       	rjmp	.+2      	; 0x524 <ADC_return+0x4a>
 522:	87 b1       	in	r24, 0x07	; 7
 524:	87 b9       	out	0x07, r24	; 7
 526:	36 9a       	sbi	0x06, 6	; 6
 528:	34 9b       	sbis	0x06, 4	; 6
 52a:	fe cf       	rjmp	.-4      	; 0x528 <ADC_return+0x4e>
 52c:	34 9a       	sbi	0x06, 4	; 6
 52e:	85 b1       	in	r24, 0x05	; 5
 530:	08 95       	ret

00000532 <LED_toggle>:
 532:	0e 94 2d 02 	call	0x45a	; 0x45a <DIO_Toggle_Pin>
 536:	08 95       	ret

00000538 <LED_turnoff>:
 538:	40 e0       	ldi	r20, 0x00	; 0
 53a:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_Set_pin_value>
 53e:	08 95       	ret

00000540 <LED_turnon>:
 540:	41 e0       	ldi	r20, 0x01	; 1
 542:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_Set_pin_value>
 546:	08 95       	ret

00000548 <LED_init>:
 548:	41 e0       	ldi	r20, 0x01	; 1
 54a:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 54e:	08 95       	ret

00000550 <BUZ_toggle>:
 550:	0e 94 2d 02 	call	0x45a	; 0x45a <DIO_Toggle_Pin>
 554:	08 95       	ret

00000556 <BUZ_turnoff>:
 556:	40 e0       	ldi	r20, 0x00	; 0
 558:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_Set_pin_value>
 55c:	08 95       	ret

0000055e <BUZ_turnon>:
 55e:	41 e0       	ldi	r20, 0x01	; 1
 560:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_Set_pin_value>
 564:	08 95       	ret

00000566 <BUZ_init>:
 566:	41 e0       	ldi	r20, 0x01	; 1
 568:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 56c:	08 95       	ret

0000056e <app>:
 56e:	80 e0       	ldi	r24, 0x00	; 0
 570:	60 e0       	ldi	r22, 0x00	; 0
 572:	41 e0       	ldi	r20, 0x01	; 1
 574:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 578:	80 e0       	ldi	r24, 0x00	; 0
 57a:	61 e0       	ldi	r22, 0x01	; 1
 57c:	41 e0       	ldi	r20, 0x01	; 1
 57e:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 582:	80 e0       	ldi	r24, 0x00	; 0
 584:	67 e0       	ldi	r22, 0x07	; 7
 586:	40 e0       	ldi	r20, 0x00	; 0
 588:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 58c:	83 e0       	ldi	r24, 0x03	; 3
 58e:	62 e0       	ldi	r22, 0x02	; 2
 590:	40 e0       	ldi	r20, 0x00	; 0
 592:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <DIO_Set_pin_direction>
 596:	0e 94 65 02 	call	0x4ca	; 0x4ca <ADC_init>
 59a:	87 e0       	ldi	r24, 0x07	; 7
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	0e 94 6d 02 	call	0x4da	; 0x4da <ADC_return>
 5a2:	0e 94 3e 00 	call	0x7c	; 0x7c <GIE_enable>
 5a6:	0e 94 46 00 	call	0x8c	; 0x8c <INT_0_init>
 5aa:	8a ed       	ldi	r24, 0xDA	; 218
 5ac:	92 e0       	ldi	r25, 0x02	; 2
 5ae:	0e 94 61 00 	call	0xc2	; 0xc2 <INT0_CallBack>
 5b2:	08 95       	ret

000005b4 <fun>:
 5b4:	80 e0       	ldi	r24, 0x00	; 0
 5b6:	61 e0       	ldi	r22, 0x01	; 1
 5b8:	41 e0       	ldi	r20, 0x01	; 1
 5ba:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_Set_pin_value>
 5be:	08 95       	ret

000005c0 <main>:
 5c0:	0e 94 b7 02 	call	0x56e	; 0x56e <app>
 5c4:	fd cf       	rjmp	.-6      	; 0x5c0 <main>

000005c6 <_exit>:
 5c6:	f8 94       	cli

000005c8 <__stop_program>:
 5c8:	ff cf       	rjmp	.-2      	; 0x5c8 <__stop_program>
