// Seed: 3789698422
module module_0 (
    output wor  id_0,
    output wand id_1,
    output tri0 id_2,
    input  wire id_3
);
  wor id_5;
  assign id_0 = id_3 == -1'b0;
  logic [7:0][-1 'b0] id_6 (
      id_5,
      id_0 || 1'b0,
      id_5
  );
  assign id_1 = id_3;
  assign module_1.type_2 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    input uwire id_8,
    input uwire id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_9
  );
  always $display;
  initial id_7 = id_9.id_6;
endmodule
