Fitter report for systemC
Fri Oct 21 08:50:43 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing
 31. Advanced Data - General
 32. Advanced Data - Placement Preparation
 33. Advanced Data - Placement
 34. Advanced Data - Routing
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 21 08:50:41 2011    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; systemC                                  ;
; Top-level Entity Name              ; systemC                                  ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5Q208C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,368 / 4,608 ( 30 % )                   ;
;     Total combinational functions  ; 1,365 / 4,608 ( 30 % )                   ;
;     Dedicated logic registers      ; 192 / 4,608 ( 4 % )                      ;
; Total registers                    ; 192                                      ;
; Total pins                         ; 88 / 142 ( 62 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 6,144 / 119,808 ( 5 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  10.0%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1672 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1672 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1672    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Studies/Junior/EDA/Simple CPU/systemC2/systemC.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,368 / 4,608 ( 30 % )                                                                                    ;
;     -- Combinational with no register       ; 1176                                                                                                      ;
;     -- Register only                        ; 3                                                                                                         ;
;     -- Combinational with a register        ; 189                                                                                                       ;
;                                             ;                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                           ;
;     -- 4 input functions                    ; 488                                                                                                       ;
;     -- 3 input functions                    ; 436                                                                                                       ;
;     -- <=2 input functions                  ; 441                                                                                                       ;
;     -- Register only                        ; 3                                                                                                         ;
;                                             ;                                                                                                           ;
; Logic elements by mode                      ;                                                                                                           ;
;     -- normal mode                          ; 995                                                                                                       ;
;     -- arithmetic mode                      ; 370                                                                                                       ;
;                                             ;                                                                                                           ;
; Total registers*                            ; 192 / 5,010 ( 4 % )                                                                                       ;
;     -- Dedicated logic registers            ; 192 / 4,608 ( 4 % )                                                                                       ;
;     -- I/O registers                        ; 0 / 402 ( 0 % )                                                                                           ;
;                                             ;                                                                                                           ;
; Total LABs:  partially or completely used   ; 112 / 288 ( 39 % )                                                                                        ;
; User inserted logic elements                ; 0                                                                                                         ;
; Virtual pins                                ; 0                                                                                                         ;
; I/O pins                                    ; 88 / 142 ( 62 % )                                                                                         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                                            ;
; Global signals                              ; 8                                                                                                         ;
; M4Ks                                        ; 3 / 26 ( 12 % )                                                                                           ;
; Total block memory bits                     ; 6,144 / 119,808 ( 5 % )                                                                                   ;
; Total block memory implementation bits      ; 13,824 / 119,808 ( 12 % )                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                                                                                            ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                             ;
; Global clocks                               ; 8 / 8 ( 100 % )                                                                                           ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                             ;
; Average interconnect usage (total/H/V)      ; 8% / 7% / 8%                                                                                              ;
; Peak interconnect usage (total/H/V)         ; 8% / 8% / 9%                                                                                              ;
; Maximum fan-out node                        ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[6] ;
; Maximum fan-out                             ; 114                                                                                                       ;
; Highest non-global fan-out signal           ; RST                                                                                                       ;
; Highest non-global fan-out                  ; 101                                                                                                       ;
; Total fan-out                               ; 4686                                                                                                      ;
; Average fan-out                             ; 2.81                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLK  ; 132   ; 3        ; 28           ; 7            ; 0           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; RST  ; 48    ; 1        ; 0            ; 2            ; 4           ; 101                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; V1   ; 114   ; 3        ; 28           ; 4            ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; V2   ; 113   ; 3        ; 28           ; 3            ; 0           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; V3   ; 112   ; 3        ; 28           ; 3            ; 1           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; V4   ; 110   ; 3        ; 28           ; 3            ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; A      ; 164   ; 2        ; 24           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; B      ; 162   ; 2        ; 26           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; C      ; 151   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; D      ; 160   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; E      ; 161   ; 2        ; 26           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; F      ; 163   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; G      ; 150   ; 3        ; 28           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; H      ; 152   ; 3        ; 28           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; H1     ; 115   ; 3        ; 28           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; H2     ; 116   ; 3        ; 28           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; H3     ; 117   ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; H4     ; 118   ; 3        ; 28           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; IO0[0] ; 180   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[1] ; 171   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[2] ; 80    ; 4        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[3] ; 84    ; 4        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[4] ; 170   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[5] ; 81    ; 4        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[6] ; 175   ; 2        ; 17           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[7] ; 77    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[0] ; 169   ; 2        ; 21           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[1] ; 179   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[2] ; 90    ; 4        ; 21           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[3] ; 92    ; 4        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[4] ; 195   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[5] ; 72    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[6] ; 176   ; 2        ; 17           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[7] ; 82    ; 4        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[0] ; 70    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[1] ; 60    ; 4        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[2] ; 61    ; 4        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[3] ; 12    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[4] ; 63    ; 4        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[5] ; 68    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[6] ; 57    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO2[7] ; 44    ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[0] ; 40    ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[1] ; 39    ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[2] ; 56    ; 4        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[3] ; 64    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[4] ; 67    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[5] ; 32    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[6] ; 69    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO3[7] ; 59    ; 4        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[0] ; 188   ; 2        ; 12           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[1] ; 200   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[2] ; 192   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[3] ; 189   ; 2        ; 9            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[4] ; 198   ; 2        ; 5            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[5] ; 15    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[6] ; 197   ; 2        ; 5            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO4[7] ; 201   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[0] ; 187   ; 2        ; 12           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[1] ; 185   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[2] ; 182   ; 2        ; 14           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[3] ; 191   ; 2        ; 9            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[4] ; 76    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[5] ; 75    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[6] ; 181   ; 2        ; 14           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO5[7] ; 74    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[0] ; 193   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[1] ; 43    ; 1        ; 0            ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[2] ; 13    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[3] ; 206   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[4] ; 34    ; 1        ; 0            ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[5] ; 33    ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[6] ; 199   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO6[7] ; 203   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[0] ; 36    ; 1        ; 0            ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[1] ; 47    ; 1        ; 0            ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[2] ; 30    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[3] ; 31    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[4] ; 35    ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[5] ; 45    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[6] ; 37    ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO7[7] ; 41    ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; LD1    ; 144   ; 3        ; 28           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SD1    ; 149   ; 3        ; 28           ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SD2    ; 147   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SD3    ; 146   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SD4    ; 145   ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; buzz   ; 119   ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 21 / 34 ( 62 % ) ; 3.3V          ; --           ;
; 2        ; 29 / 35 ( 83 % ) ; 3.3V          ; --           ;
; 3        ; 19 / 37 ( 51 % ) ; 3.3V          ; --           ;
; 4        ; 22 / 36 ( 61 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; IO2[3]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 10         ; 1        ; IO6[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 12         ; 1        ; IO4[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 16       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 25         ; 1        ; IO7[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 26         ; 1        ; IO7[3]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 27         ; 1        ; IO3[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 28         ; 1        ; IO6[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 29         ; 1        ; IO6[4]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ; 30         ; 1        ; IO7[4]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 36       ; 31         ; 1        ; IO7[0]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 37       ; 32         ; 1        ; IO7[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 38       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 34         ; 1        ; IO3[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 40       ; 35         ; 1        ; IO3[0]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 41       ; 36         ; 1        ; IO7[7]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 1        ; IO6[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 44       ; 38         ; 1        ; IO2[7]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 45       ; 39         ; 1        ; IO7[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 46       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 41         ; 1        ; IO7[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 48       ; 42         ; 1        ; RST                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 43         ; 4        ; IO3[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 57       ; 44         ; 4        ; IO2[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 58       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 46         ; 4        ; IO3[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 47         ; 4        ; IO2[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ; 48         ; 4        ; IO2[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 49         ; 4        ; IO2[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 64       ; 50         ; 4        ; IO3[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 52         ; 4        ; IO3[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 53         ; 4        ; IO2[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 54         ; 4        ; IO3[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 57         ; 4        ; IO2[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 58         ; 4        ; IO1[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 59         ; 4        ; IO5[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 75       ; 60         ; 4        ; IO5[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 76       ; 63         ; 4        ; IO5[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 77       ; 64         ; 4        ; IO0[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 65         ; 4        ; IO0[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 81       ; 66         ; 4        ; IO0[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 82       ; 67         ; 4        ; IO1[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 68         ; 4        ; IO0[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 69         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 70         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 71         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 73         ; 4        ; IO1[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 74         ; 4        ; IO1[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 93       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 77         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 102      ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 103      ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 104      ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 105      ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 108      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 89         ; 3        ; V4                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 90         ; 3        ; V3                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 113      ; 91         ; 3        ; V2                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 114      ; 92         ; 3        ; V1                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 115      ; 93         ; 3        ; H1                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 116      ; 94         ; 3        ; H2                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 117      ; 95         ; 3        ; H3                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 118      ; 96         ; 3        ; H4                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 119      ; 97         ; 3        ; buzz                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 120      ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 121      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 108        ; 3        ; CLK                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 114        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 115        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ; 116        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 143      ; 117        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 118        ; 3        ; LD1                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 119        ; 3        ; SD4                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 146      ; 120        ; 3        ; SD3                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 147      ; 121        ; 3        ; SD2                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 123        ; 3        ; SD1                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 150      ; 124        ; 3        ; G                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 151      ; 125        ; 3        ; C                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 152      ; 126        ; 3        ; H                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 127        ; 2        ; D                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 161      ; 128        ; 2        ; E                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 162      ; 129        ; 2        ; B                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 163      ; 130        ; 2        ; F                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 164      ; 131        ; 2        ; A                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 165      ; 132        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 169      ; 135        ; 2        ; IO1[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 170      ; 137        ; 2        ; IO0[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 171      ; 138        ; 2        ; IO0[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 174      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 140        ; 2        ; IO0[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 176      ; 141        ; 2        ; IO1[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 177      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 144        ; 2        ; IO1[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 180      ; 145        ; 2        ; IO0[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 181      ; 146        ; 2        ; IO5[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 182      ; 147        ; 2        ; IO5[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 148        ; 2        ; IO5[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 186      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 149        ; 2        ; IO5[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 188      ; 150        ; 2        ; IO4[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 189      ; 151        ; 2        ; IO4[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 152        ; 2        ; IO5[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 192      ; 153        ; 2        ; IO4[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 193      ; 154        ; 2        ; IO6[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 155        ; 2        ; IO1[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 196      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 158        ; 2        ; IO4[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 198      ; 159        ; 2        ; IO4[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 199      ; 162        ; 2        ; IO6[6]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 200      ; 163        ; 2        ; IO4[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 201      ; 164        ; 2        ; IO4[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 165        ; 2        ; IO6[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 206      ; 167        ; 2        ; IO6[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 207      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |systemC                                     ; 1368 (0)    ; 192 (0)                   ; 0 (0)         ; 6144        ; 3    ; 0            ; 0       ; 0         ; 88   ; 0            ; 1176 (0)     ; 3 (0)             ; 189 (0)          ; |systemC                                                                                                                         ; work         ;
;    |ALU:inst4|                               ; 98 (98)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 0 (0)            ; |systemC|ALU:inst4                                                                                                               ; work         ;
;    |Divider1:inst2|                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |systemC|Divider1:inst2                                                                                                          ; work         ;
;    |Flag:inst6|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |systemC|Flag:inst6                                                                                                              ; work         ;
;    |IO_PORT:inst5|                           ; 74 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (4)       ; 0 (0)             ; 1 (0)            ; |systemC|IO_PORT:inst5                                                                                                           ; work         ;
;       |lpm_bustri0:inst1|                    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst1                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component                                                         ; work         ;
;       |lpm_bustri0:inst4|                    ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst4                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component                                                         ; work         ;
;       |lpm_bustri0:inst5|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst5                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component                                                         ; work         ;
;       |lpm_bustri0:inst6|                    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst6                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component                                                         ; work         ;
;       |lpm_bustri0:inst7|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst7                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component                                                         ; work         ;
;       |lpm_decode0:inst9|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_decode0:inst9                                                                                         ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component                                                         ; work         ;
;             |decode_duf:auto_generated|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated                               ; work         ;
;       |lpm_mux5:inst8|                       ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_mux5:inst8                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_mux5:inst8|lpm_mux:lpm_mux_component                                                                  ; work         ;
;             |mux_4nc:auto_generated|         ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |systemC|IO_PORT:inst5|lpm_mux5:inst8|lpm_mux:lpm_mux_component|mux_4nc:auto_generated                                           ; work         ;
;    |RAM222:inst16|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|RAM222:inst16                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|RAM222:inst16|altsyncram:altsyncram_component                                                                           ; work         ;
;          |altsyncram_gra1:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated                                            ; work         ;
;    |ctrlunit:inst|                           ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; |systemC|ctrlunit:inst                                                                                                           ; work         ;
;    |instrconunit:inst1|                      ; 25 (25)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 8 (8)            ; |systemC|instrconunit:inst1                                                                                                      ; work         ;
;    |key_scan:inst22|                         ; 231 (0)     ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 0 (0)             ; 115 (0)          ; |systemC|key_scan:inst22                                                                                                         ; work         ;
;       |key_fsm:inst1|                        ; 134 (122)   ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (60)      ; 0 (0)             ; 62 (62)          ; |systemC|key_scan:inst22|key_fsm:inst1                                                                                           ; work         ;
;          |lpm_mult:Mult0|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|key_scan:inst22|key_fsm:inst1|lpm_mult:Mult0                                                                            ; work         ;
;             |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |systemC|key_scan:inst22|key_fsm:inst1|lpm_mult:Mult0|multcore:mult_core                                                         ; work         ;
;          |lpm_mult:Mult1|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|key_scan:inst22|key_fsm:inst1|lpm_mult:Mult1                                                                            ; work         ;
;             |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |systemC|key_scan:inst22|key_fsm:inst1|lpm_mult:Mult1|multcore:mult_core                                                         ; work         ;
;       |key_input:inst|                       ; 97 (0)      ; 53 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 53 (0)           ; |systemC|key_scan:inst22|key_input:inst                                                                                          ; work         ;
;          |Divider1:inst|                     ; 60 (60)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 33 (33)          ; |systemC|key_scan:inst22|key_input:inst|Divider1:inst                                                                            ; work         ;
;          |Keyboard_Identify:inst1|           ; 27 (27)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 11 (11)          ; |systemC|key_scan:inst22|key_input:inst|Keyboard_Identify:inst1                                                                  ; work         ;
;          |Keyboard_Scan:inst2|               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |systemC|key_scan:inst22|key_input:inst|Keyboard_Scan:inst2                                                                      ; work         ;
;          |Shake:inst3|                       ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |systemC|key_scan:inst22|key_input:inst|Shake:inst3                                                                              ; work         ;
;    |lpm_mux2:inst8|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_mux2:inst8                                                                                                          ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_mux2:inst8|lpm_mux:lpm_mux_component                                                                                ; work         ;
;          |mux_mmc:auto_generated|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated                                                         ; work         ;
;    |lpm_mux3:inst18|                         ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 8 (0)            ; |systemC|lpm_mux3:inst18                                                                                                         ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 8 (0)            ; |systemC|lpm_mux3:inst18|lpm_mux:lpm_mux_component                                                                               ; work         ;
;          |mux_smc:auto_generated|            ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |systemC|lpm_mux3:inst18|lpm_mux:lpm_mux_component|mux_smc:auto_generated                                                        ; work         ;
;    |lpm_mux3:inst9|                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |systemC|lpm_mux3:inst9                                                                                                          ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |systemC|lpm_mux3:inst9|lpm_mux:lpm_mux_component                                                                                ; work         ;
;          |mux_smc:auto_generated|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |systemC|lpm_mux3:inst9|lpm_mux:lpm_mux_component|mux_smc:auto_generated                                                         ; work         ;
;    |lpm_rom_256_16:inst10|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_rom_256_16:inst10                                                                                                   ; work         ;
;       |lpm_rom0:inst|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_rom_256_16:inst10|lpm_rom0:inst                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component                                                     ; work         ;
;             |altsyncram_vv81:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated                      ; work         ;
;    |reg4_8:inst3|                            ; 44 (4)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 0 (0)             ; 32 (0)           ; |systemC|reg4_8:inst3                                                                                                            ; work         ;
;       |lpm_ff0:inst1|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_ff0:inst1                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemC|reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst2|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_ff0:inst2                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemC|reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst3|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_ff0:inst3                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemC|reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_ff0:inst                                                                                               ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemC|reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component                                                                       ; work         ;
;       |lpm_mux4:inst13|                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_mux4:inst13                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 8 (0)            ; |systemC|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component                                                                  ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |systemC|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                                           ; work         ;
;       |lpm_mux4:inst14|                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |systemC|reg4_8:inst3|lpm_mux4:inst14                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |systemC|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component                                                                  ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |systemC|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                                           ; work         ;
;    |reg_IO:inst11|                           ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |systemC|reg_IO:inst11                                                                                                           ; work         ;
;    |seg:inst13|                              ; 790 (0)     ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 764 (0)      ; 3 (0)             ; 23 (0)           ; |systemC|seg:inst13                                                                                                              ; work         ;
;       |Decoder:inst|                         ; 742 (76)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 735 (71)     ; 0 (0)             ; 7 (5)            ; |systemC|seg:inst13|Decoder:inst                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_tfm:auto_generated|  ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_7nh:divider| ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                   |alt_u_div_g5f:divider|    ; 174 (174)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 2 (2)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider ; work         ;
;          |lpm_divide:Div1|                   ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_hem:auto_generated|  ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_rlh:divider| ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                   |alt_u_div_o2f:divider|    ; 267 (267)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (267)    ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;          |lpm_divide:Div2|                   ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div2                                                                                 ; work         ;
;             |lpm_divide_eem:auto_generated|  ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_olh:divider| ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                   |alt_u_div_i2f:divider|    ; 210 (210)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (210)    ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;          |lpm_mult:Mult0|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_mult:Mult0                                                                                  ; work         ;
;             |multcore:mult_core|             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;          |lpm_mult:Mult1|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_mult:Mult1                                                                                  ; work         ;
;             |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |systemC|seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core                                                               ; work         ;
;       |Display:inst1|                        ; 40 (40)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 3 (3)             ; 9 (9)            ; |systemC|seg:inst13|Display:inst1                                                                                                ; work         ;
;       |Translator:inst2|                     ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |systemC|seg:inst13|Translator:inst2                                                                                             ; work         ;
;    |triobus:inst25|                          ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst25                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst25|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
;    |triobus:inst26|                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; |systemC|triobus:inst26                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |systemC|triobus:inst26|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
;    |triobus:inst27|                          ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst27                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst27|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
;    |triobus:inst28|                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst28                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst28|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
;    |triobus:inst29|                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst29                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst29|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
;    |triobus:inst30|                          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst30                                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |systemC|triobus:inst30|lpm_bustri:lpm_bustri_component                                                                          ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Delay Chain Summary                                                             ;
+--------+----------+---------------+---------------+-----------------------+-----+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------+----------+---------------+---------------+-----------------------+-----+
; IO0[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO2[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO3[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO4[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO5[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO6[0] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[7] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[6] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[5] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[4] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[3] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[2] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[1] ; Output   ; --            ; --            ; --                    ; --  ;
; IO7[0] ; Output   ; --            ; --            ; --                    ; --  ;
; LD1    ; Output   ; --            ; --            ; --                    ; --  ;
; H1     ; Output   ; --            ; --            ; --                    ; --  ;
; H2     ; Output   ; --            ; --            ; --                    ; --  ;
; H3     ; Output   ; --            ; --            ; --                    ; --  ;
; H4     ; Output   ; --            ; --            ; --                    ; --  ;
; A      ; Output   ; --            ; --            ; --                    ; --  ;
; B      ; Output   ; --            ; --            ; --                    ; --  ;
; C      ; Output   ; --            ; --            ; --                    ; --  ;
; D      ; Output   ; --            ; --            ; --                    ; --  ;
; E      ; Output   ; --            ; --            ; --                    ; --  ;
; F      ; Output   ; --            ; --            ; --                    ; --  ;
; G      ; Output   ; --            ; --            ; --                    ; --  ;
; H      ; Output   ; --            ; --            ; --                    ; --  ;
; SD1    ; Output   ; --            ; --            ; --                    ; --  ;
; SD2    ; Output   ; --            ; --            ; --                    ; --  ;
; SD3    ; Output   ; --            ; --            ; --                    ; --  ;
; SD4    ; Output   ; --            ; --            ; --                    ; --  ;
; buzz   ; Output   ; --            ; --            ; --                    ; --  ;
; V1     ; Input    ; 6             ; 6             ; --                    ; --  ;
; V2     ; Input    ; 6             ; 6             ; --                    ; --  ;
; V4     ; Input    ; 6             ; 6             ; --                    ; --  ;
; V3     ; Input    ; 6             ; 6             ; --                    ; --  ;
; RST    ; Input    ; 6             ; 6             ; --                    ; --  ;
; CLK    ; Input    ; 0             ; 0             ; --                    ; --  ;
+--------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                        ;
+-------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------+-------------------+---------+
; V1                                                                      ;                   ;         ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop      ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop~3    ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~67    ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~68    ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~69    ; 0                 ; 6       ;
; V2                                                                      ;                   ;         ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop      ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop~3    ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~64    ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~65    ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~69    ; 1                 ; 6       ;
; V4                                                                      ;                   ;         ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop      ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~66 ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~70 ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~72 ; 0                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~75 ; 0                 ; 6       ;
; V3                                                                      ;                   ;         ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop      ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~64 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~65 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~66 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~70 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~72 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~73 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~75 ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~65    ; 1                 ; 6       ;
;      - key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out~75    ; 1                 ; 6       ;
; RST                                                                     ;                   ;         ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]       ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]        ; 1                 ; 6       ;
;      - reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]        ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[0]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[1]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[2]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[3]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[4]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[5]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[6]                                         ; 1                 ; 6       ;
;      - instrconunit:inst1|PC[7]                                         ; 1                 ; 6       ;
;      - Flag:inst6|Flagout[0]                                            ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[4]                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[3]                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[2]                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[1]                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[0]                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|state.secondnum                    ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|state.firstnum                     ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|state.oper                         ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|DSTL[5]~49                         ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|judge                              ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|ALU_OP[0]~91                       ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|finish~11                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A1~16                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A0[1]~12                       ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A1~17                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A1~18                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A1~19                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A2~16                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A2~17                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A2~18                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A2~19                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A0~13                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A0~14                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A0~15                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_A0~16                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B1~16                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B2[1]~16                       ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B1~17                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B1~18                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B1~19                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B2~17                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B2~18                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B2~19                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B2~20                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B0~16                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B0~18                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B0~19                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_B0~20                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|cnt[1]~34                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|cnt[1]~38                          ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|state~47                           ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~16                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL[3]~17                                     ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~18                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~19                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~16                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH[5]~17                                     ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~18                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~19                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~20                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~21                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~22                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~23                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inH~24                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~20                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~21                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~22                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~23                                        ; 1                 ; 6       ;
;      - reg_IO:inst11|data_inL~24                                        ; 1                 ; 6       ;
;      - key_scan:inst22|key_fsm:inst1|num_display~4                      ; 1                 ; 6       ;
; CLK                                                                     ;                   ;         ;
+-------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; ALU:inst4|S[7]~74                                                                                       ; LCCOMB_X7_Y7_N28   ; 8       ; Latch enable                            ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ALU:inst4|carry_out~5                                                                                   ; LCCOMB_X10_Y8_N26  ; 1       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                     ; PIN_132            ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                     ; PIN_132            ; 94      ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Divider1:inst2|clkout                                                                                   ; LCFF_X12_Y8_N19    ; 6       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Divider1:inst2|clkout                                                                                   ; LCFF_X12_Y8_N19    ; 46      ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; IO_PORT:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]~15                              ; LCCOMB_X9_Y6_N28   ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]~15                              ; LCCOMB_X13_Y5_N6   ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]~12                              ; LCCOMB_X8_Y6_N22   ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~24                              ; LCCOMB_X8_Y5_N26   ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode35w[3] ; LCCOMB_X12_Y5_N16  ; 16      ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode52w[3] ; LCCOMB_X12_Y5_N2   ; 20      ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                     ; PIN_48             ; 101     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; ctrlunit:inst|WriteMem                                                                                  ; LCCOMB_X9_Y4_N0    ; 37      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; ctrlunit:inst|jump~21                                                                                   ; LCCOMB_X10_Y8_N24  ; 3       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|ALU_OP[0]~91                                                              ; LCCOMB_X14_Y5_N8   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|DSTL[5]~49                                                                ; LCCOMB_X14_Y6_N8   ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|cnt[1]~38                                                                 ; LCCOMB_X14_Y5_N22  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|num_A0[1]~12                                                              ; LCCOMB_X14_Y5_N28  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|num_B0[3]~17                                                              ; LCCOMB_X15_Y5_N20  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_fsm:inst1|num_B2[1]~16                                                              ; LCCOMB_X14_Y5_N14  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_input:inst|Divider1:inst|clkout                                                     ; LCFF_X18_Y12_N17   ; 20      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop                                             ; LCCOMB_X13_Y8_N24  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol~67                                        ; LCCOMB_X14_Y9_N20  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; reg4_8:inst3|inst5                                                                                      ; LCCOMB_X12_Y8_N20  ; 8       ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; reg4_8:inst3|inst6                                                                                      ; LCCOMB_X12_Y8_N24  ; 8       ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; reg4_8:inst3|inst7                                                                                      ; LCCOMB_X12_Y8_N16  ; 8       ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; reg4_8:inst3|inst8                                                                                      ; LCCOMB_X12_Y8_N10  ; 8       ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reg_IO:inst11|data_inH[5]~17                                                                            ; LCCOMB_X13_Y5_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; reg_IO:inst11|data_inL[3]~17                                                                            ; LCCOMB_X24_Y7_N4   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; seg:inst13|Translator:inst2|data_out[5]~81                                                              ; LCCOMB_X26_Y10_N30 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; triobus:inst26|lpm_bustri:lpm_bustri_component|dout[7]~18                                               ; LCCOMB_X9_Y6_N8    ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; triobus:inst28|lpm_bustri:lpm_bustri_component|dout[7]~18                                               ; LCCOMB_X12_Y10_N8  ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                             ;
+-----------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; ALU:inst4|S[7]~74                                   ; LCCOMB_X7_Y7_N28  ; 8       ; Global Clock         ; GCLK2            ; --                        ;
; CLK                                                 ; PIN_132           ; 94      ; Global Clock         ; GCLK6            ; --                        ;
; Divider1:inst2|clkout                               ; LCFF_X12_Y8_N19   ; 46      ; Global Clock         ; GCLK0            ; --                        ;
; key_scan:inst22|key_input:inst|Divider1:inst|clkout ; LCFF_X18_Y12_N17  ; 20      ; Global Clock         ; GCLK4            ; --                        ;
; reg4_8:inst3|inst5                                  ; LCCOMB_X12_Y8_N20 ; 8       ; Global Clock         ; GCLK1            ; --                        ;
; reg4_8:inst3|inst6                                  ; LCCOMB_X12_Y8_N24 ; 8       ; Global Clock         ; GCLK7            ; --                        ;
; reg4_8:inst3|inst7                                  ; LCCOMB_X12_Y8_N16 ; 8       ; Global Clock         ; GCLK5            ; --                        ;
; reg4_8:inst3|inst8                                  ; LCCOMB_X12_Y8_N10 ; 8       ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RST                                                                                                                                                  ; 101     ;
; IO_PORT:inst5|inst14                                                                                                                                 ; 59      ;
; seg:inst13|Decoder:inst|Equal0~0                                                                                                                     ; 41      ;
; ctrlunit:inst|ALUC[1]                                                                                                                                ; 40      ;
; ctrlunit:inst|WriteMem                                                                                                                               ; 37      ;
; ALU:inst4|S[1]                                                                                                                                       ; 36      ;
; ALU:inst4|Equal7~1                                                                                                                                   ; 36      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16 ; 36      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16 ; 35      ;
; ALU:inst4|S[0]                                                                                                                                       ; 30      ;
; ctrlunit:inst|ALUC[0]                                                                                                                                ; 27      ;
; ctrlunit:inst|ALUC[2]                                                                                                                                ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16 ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16 ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16 ; 26      ;
; key_scan:inst22|key_fsm:inst1|DSTL[5]~49                                                                                                             ; 24      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14  ; 24      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12  ; 23      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12  ; 22      ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode52w[3]                                              ; 20      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12  ; 20      ;
; key_scan:inst22|key_fsm:inst1|state.firstnum                                                                                                         ; 20      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[14]                                           ; 20      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[15]                                           ; 20      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[12]                                           ; 19      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[13]                                           ; 19      ;
; ctrlunit:inst|jump                                                                                                                                   ; 18      ;
; key_scan:inst22|key_fsm:inst1|finish                                                                                                                 ; 17      ;
; ctrlunit:inst|ALUSRCB                                                                                                                                ; 16      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~31                                                      ; 16      ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode35w[3]                                              ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12  ; 16      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~29                                                      ; 15      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~27                                                      ; 15      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~25                                                      ; 15      ;
; key_scan:inst22|key_fsm:inst1|state.secondnum                                                                                                        ; 15      ;
; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|stop                                                                                          ; 14      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23                                                      ; 14      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21                                                      ; 14      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~19                                                      ; 14      ;
; reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~17                                                      ; 14      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+------------------------+
; Name                                                                                                          ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                     ; Location               ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+------------------------+
; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; None                    ; M4K_X11_Y6             ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096 ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 2    ; ../systemC2/systemC.hex ; M4K_X11_Y9, M4K_X11_Y8 ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 1,880 / 15,666 ( 12 % ) ;
; C16 interconnects          ; 3 / 812 ( < 1 % )       ;
; C4 interconnects           ; 957 / 11,424 ( 8 % )    ;
; Direct links               ; 381 / 15,666 ( 2 % )    ;
; Global clocks              ; 8 / 8 ( 100 % )         ;
; Local interconnects        ; 528 / 4,608 ( 11 % )    ;
; R24 interconnects          ; 18 / 652 ( 3 % )        ;
; R4 interconnects           ; 1,066 / 13,328 ( 8 % )  ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.24) ; Number of LABs  (Total = 112) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 4                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 0                             ;
; 12                                          ; 0                             ;
; 13                                          ; 1                             ;
; 14                                          ; 1                             ;
; 15                                          ; 0                             ;
; 16                                          ; 76                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.53) ; Number of LABs  (Total = 112) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 8                             ;
; 1 Clock                            ; 26                            ;
; 1 Clock enable                     ; 8                             ;
; 1 Sync. clear                      ; 4                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.38) ; Number of LABs  (Total = 112) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 13                            ;
; 2                                            ; 6                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 28                            ;
; 16                                           ; 17                            ;
; 17                                           ; 3                             ;
; 18                                           ; 4                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 2                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 3                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.13) ; Number of LABs  (Total = 112) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 16                            ;
; 2                                               ; 6                             ;
; 3                                               ; 2                             ;
; 4                                               ; 3                             ;
; 5                                               ; 2                             ;
; 6                                               ; 2                             ;
; 7                                               ; 6                             ;
; 8                                               ; 7                             ;
; 9                                               ; 13                            ;
; 10                                              ; 12                            ;
; 11                                              ; 6                             ;
; 12                                              ; 4                             ;
; 13                                              ; 8                             ;
; 14                                              ; 11                            ;
; 15                                              ; 4                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.03) ; Number of LABs  (Total = 112) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 14                            ;
; 3                                            ; 2                             ;
; 4                                            ; 6                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 8                             ;
; 13                                           ; 7                             ;
; 14                                           ; 2                             ;
; 15                                           ; 6                             ;
; 16                                           ; 13                            ;
; 17                                           ; 2                             ;
; 18                                           ; 3                             ;
; 19                                           ; 8                             ;
; 20                                           ; 4                             ;
; 21                                           ; 2                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 6                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLK             ; CLK                  ; 32.6662           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                 ;
+------------------------------------------------------------------+------------------------------------+
; Name                                                             ; Value                              ;
+------------------------------------------------------------------+------------------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                                 ;
; Mid Wire Use - Fit Attempt 1                                     ; 13                                 ;
; Mid Slack - Fit Attempt 1                                        ; -175061                            ;
; Internal Atom Count - Fit Attempt 1                              ; 1561                               ;
; LE/ALM Count - Fit Attempt 1                                     ; 1372                               ;
; LAB Count - Fit Attempt 1                                        ; 113                                ;
; Outputs per Lab - Fit Attempt 1                                  ; 9.088                              ;
; Inputs per LAB - Fit Attempt 1                                   ; 13.637                             ;
; Global Inputs per LAB - Fit Attempt 1                            ; 0.389                              ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:111;1:2                          ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:84;1:21;2:8                      ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:84;1:21;2:8                      ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:109;1:4                          ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:73;1:32;2:8                      ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:87;1:25;2:1                      ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:92;1:18;2:3                      ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:77;1:19;2:17                     ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:77;1:35;2:1                      ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:92;1:21                          ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:107;1:6                          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:111;1:2                          ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:76;2:14;3:13;4:3;5:2;6:2;7:2 ;
; LEs in Chains - Fit Attempt 1                                    ; 426                                ;
; LEs in Long Chains - Fit Attempt 1                               ; 32                                 ;
; LABs with Chains - Fit Attempt 1                                 ; 51                                 ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 6                                  ;
; Time - Fit Attempt 1                                             ; 0                                  ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.047                              ;
+------------------------------------------------------------------+------------------------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+-------------------------------------+---------+
; Name                                ; Value   ;
+-------------------------------------+---------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff      ;
; Early Wire Use - Fit Attempt 1      ; 5       ;
; Early Slack - Fit Attempt 1         ; -191173 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 9       ;
; Mid Slack - Fit Attempt 1           ; -177342 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 7       ;
; Mid Slack - Fit Attempt 1           ; -176032 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Late Wire Use - Fit Attempt 1       ; 8       ;
; Late Slack - Fit Attempt 1          ; -176034 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000   ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff      ;
; Time - Fit Attempt 1                ; 2       ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.312   ;
+-------------------------------------+---------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -156448     ;
; Early Wire Use - Fit Attempt 1      ; 8           ;
; Peak Regional Wire - Fit Attempt 1  ; 8           ;
; Mid Slack - Fit Attempt 1           ; -162045     ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 9           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.296       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Oct 21 08:50:29 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off systemC -c systemC
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C5Q208C8 for design "systemC"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5Q208I8 is compatible
    Info: Device EP2C8Q208C8 is compatible
    Info: Device EP2C8Q208I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 108
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 64 pins of 88 total pins
    Info: Pin IO0[7] not assigned to an exact location on the device
    Info: Pin IO0[6] not assigned to an exact location on the device
    Info: Pin IO0[5] not assigned to an exact location on the device
    Info: Pin IO0[4] not assigned to an exact location on the device
    Info: Pin IO0[3] not assigned to an exact location on the device
    Info: Pin IO0[2] not assigned to an exact location on the device
    Info: Pin IO0[1] not assigned to an exact location on the device
    Info: Pin IO0[0] not assigned to an exact location on the device
    Info: Pin IO1[7] not assigned to an exact location on the device
    Info: Pin IO1[6] not assigned to an exact location on the device
    Info: Pin IO1[5] not assigned to an exact location on the device
    Info: Pin IO1[4] not assigned to an exact location on the device
    Info: Pin IO1[3] not assigned to an exact location on the device
    Info: Pin IO1[2] not assigned to an exact location on the device
    Info: Pin IO1[1] not assigned to an exact location on the device
    Info: Pin IO1[0] not assigned to an exact location on the device
    Info: Pin IO2[7] not assigned to an exact location on the device
    Info: Pin IO2[6] not assigned to an exact location on the device
    Info: Pin IO2[5] not assigned to an exact location on the device
    Info: Pin IO2[4] not assigned to an exact location on the device
    Info: Pin IO2[3] not assigned to an exact location on the device
    Info: Pin IO2[2] not assigned to an exact location on the device
    Info: Pin IO2[1] not assigned to an exact location on the device
    Info: Pin IO2[0] not assigned to an exact location on the device
    Info: Pin IO3[7] not assigned to an exact location on the device
    Info: Pin IO3[6] not assigned to an exact location on the device
    Info: Pin IO3[5] not assigned to an exact location on the device
    Info: Pin IO3[4] not assigned to an exact location on the device
    Info: Pin IO3[3] not assigned to an exact location on the device
    Info: Pin IO3[2] not assigned to an exact location on the device
    Info: Pin IO3[1] not assigned to an exact location on the device
    Info: Pin IO3[0] not assigned to an exact location on the device
    Info: Pin IO4[7] not assigned to an exact location on the device
    Info: Pin IO4[6] not assigned to an exact location on the device
    Info: Pin IO4[5] not assigned to an exact location on the device
    Info: Pin IO4[4] not assigned to an exact location on the device
    Info: Pin IO4[3] not assigned to an exact location on the device
    Info: Pin IO4[2] not assigned to an exact location on the device
    Info: Pin IO4[1] not assigned to an exact location on the device
    Info: Pin IO4[0] not assigned to an exact location on the device
    Info: Pin IO5[7] not assigned to an exact location on the device
    Info: Pin IO5[6] not assigned to an exact location on the device
    Info: Pin IO5[5] not assigned to an exact location on the device
    Info: Pin IO5[4] not assigned to an exact location on the device
    Info: Pin IO5[3] not assigned to an exact location on the device
    Info: Pin IO5[2] not assigned to an exact location on the device
    Info: Pin IO5[1] not assigned to an exact location on the device
    Info: Pin IO5[0] not assigned to an exact location on the device
    Info: Pin IO6[7] not assigned to an exact location on the device
    Info: Pin IO6[6] not assigned to an exact location on the device
    Info: Pin IO6[5] not assigned to an exact location on the device
    Info: Pin IO6[4] not assigned to an exact location on the device
    Info: Pin IO6[3] not assigned to an exact location on the device
    Info: Pin IO6[2] not assigned to an exact location on the device
    Info: Pin IO6[1] not assigned to an exact location on the device
    Info: Pin IO6[0] not assigned to an exact location on the device
    Info: Pin IO7[7] not assigned to an exact location on the device
    Info: Pin IO7[6] not assigned to an exact location on the device
    Info: Pin IO7[5] not assigned to an exact location on the device
    Info: Pin IO7[4] not assigned to an exact location on the device
    Info: Pin IO7[3] not assigned to an exact location on the device
    Info: Pin IO7[2] not assigned to an exact location on the device
    Info: Pin IO7[1] not assigned to an exact location on the device
    Info: Pin IO7[0] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node key_scan:inst22|key_input:inst|Divider1:inst|clkout
        Info: Destination node Divider1:inst2|clkout
Info: Automatically promoted node Divider1:inst2|clkout 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a7
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a8
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a9
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a12
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a13
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a14
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a15
        Info: Destination node reg4_8:inst3|inst6
        Info: Destination node reg4_8:inst3|inst7
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node key_scan:inst22|key_input:inst|Divider1:inst|clkout 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node ALU:inst4|S[7]~74 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst6 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst8 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  30 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  18 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Slack time is -173.651 ns between source register "reg_IO:inst11|data_inH[0]" and destination register "seg:inst13|Display:inst1|out[0]"
    Info: + Largest register to register requirement is 0.736 ns
    Info:   Shortest clock path from clock "CLK" to destination register is 7.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.684 ns) + CELL(0.970 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.015 ns; Loc. = Unassigned; Fanout = 196; COMB Node = 'Divider1:inst2|clkout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
        Info: Total cell delay = 2.490 ns ( 33.14 % )
        Info: Total interconnect delay = 5.023 ns ( 66.86 % )
    Info:   Longest clock path from clock "CLK" to destination register is 7.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.684 ns) + CELL(0.970 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.015 ns; Loc. = Unassigned; Fanout = 196; COMB Node = 'Divider1:inst2|clkout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
        Info: Total cell delay = 2.490 ns ( 33.14 % )
        Info: Total interconnect delay = 5.023 ns ( 66.86 % )
    Info:   Shortest clock path from clock "CLK" to source register is 7.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.684 ns) + CELL(0.970 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.015 ns; Loc. = Unassigned; Fanout = 196; COMB Node = 'Divider1:inst2|clkout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: Total cell delay = 2.490 ns ( 33.14 % )
        Info: Total interconnect delay = 5.023 ns ( 66.86 % )
    Info:   Longest clock path from clock "CLK" to source register is 7.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.684 ns) + CELL(0.970 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.015 ns; Loc. = Unassigned; Fanout = 196; COMB Node = 'Divider1:inst2|clkout~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: Total cell delay = 2.490 ns ( 33.14 % )
        Info: Total interconnect delay = 5.023 ns ( 66.86 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 174.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.775 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~2'
        Info: 4: + IC(0.885 ns) + CELL(0.621 ns) = 3.281 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~20'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~21'
        Info: 6: + IC(0.833 ns) + CELL(0.650 ns) = 5.270 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|Add1~38'
        Info: 7: + IC(0.885 ns) + CELL(0.621 ns) = 6.776 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[4]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.862 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.948 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~7'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.034 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~9'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.120 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.206 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 7.712 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14'
        Info: 14: + IC(1.278 ns) + CELL(0.206 ns) = 9.196 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[105]~136'
        Info: 15: + IC(1.668 ns) + CELL(0.621 ns) = 11.485 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~9'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.571 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~11'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.657 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~13'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.743 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~15'
        Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 12.249 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16'
        Info: 20: + IC(1.330 ns) + CELL(0.206 ns) = 13.785 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[113]~117'
        Info: 21: + IC(1.303 ns) + CELL(0.621 ns) = 15.709 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~3'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 15.795 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~5'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 15.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~7'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.967 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~9'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 16.053 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~11'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 16.139 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~13'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 16.225 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~15'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 16.731 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16'
        Info: 29: + IC(1.330 ns) + CELL(0.202 ns) = 18.263 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[126]~104'
        Info: 30: + IC(1.320 ns) + CELL(0.596 ns) = 20.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 20.265 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~9'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 20.351 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~11'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 20.437 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~13'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 20.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~15'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 21.029 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16'
        Info: 36: + IC(1.157 ns) + CELL(0.366 ns) = 22.552 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[140]~488'
        Info: 37: + IC(1.303 ns) + CELL(0.621 ns) = 24.476 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[9]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.562 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[10]~15'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.068 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16'
        Info: 40: + IC(1.157 ns) + CELL(0.366 ns) = 26.591 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~499'
        Info: 41: + IC(1.660 ns) + CELL(0.621 ns) = 28.872 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[5]~5'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.958 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[6]~7'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.044 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[7]~9'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.130 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[8]~11'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.216 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[9]~13'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 29.302 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[10]~15'
        Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 29.808 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16'
        Info: 48: + IC(1.114 ns) + CELL(0.366 ns) = 31.288 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~506'
        Info: 49: + IC(1.619 ns) + CELL(0.621 ns) = 33.528 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[5]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.614 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[6]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.700 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[7]~9'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 33.786 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[8]~11'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 33.872 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[9]~13'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 33.958 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[10]~15'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 34.464 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16'
        Info: 56: + IC(1.483 ns) + CELL(0.370 ns) = 36.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core|romout[0][7]'
        Info: 57: + IC(0.912 ns) + CELL(0.596 ns) = 37.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~9'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.911 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~11'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~13'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 38.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~15'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 38.169 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~17'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 38.255 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~19'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 38.341 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~21'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 38.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~23'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 38.513 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add2~25'
        Info: 66: + IC(0.000 ns) + CELL(0.506 ns) = 39.019 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|Add2~26'
        Info: 67: + IC(1.678 ns) + CELL(0.621 ns) = 41.318 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[7]~9'
        Info: 68: + IC(0.000 ns) + CELL(0.506 ns) = 41.824 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[8]~10'
        Info: 69: + IC(0.911 ns) + CELL(0.202 ns) = 42.937 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[139]~236'
        Info: 70: + IC(0.912 ns) + CELL(0.596 ns) = 44.445 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[4]~5'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 44.531 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[5]~7'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 44.617 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[6]~9'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 44.703 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[7]~11'
        Info: 74: + IC(0.000 ns) + CELL(0.506 ns) = 45.209 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12'
        Info: 75: + IC(1.277 ns) + CELL(0.202 ns) = 46.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[147]~220'
        Info: 76: + IC(1.315 ns) + CELL(0.596 ns) = 48.599 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[4]~5'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 48.685 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[5]~7'
        Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 48.771 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[6]~9'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 48.857 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[7]~11'
        Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 49.363 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12'
        Info: 81: + IC(1.277 ns) + CELL(0.206 ns) = 50.846 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[155]~785'
        Info: 82: + IC(1.288 ns) + CELL(0.621 ns) = 52.755 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[4]~5'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 52.841 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[5]~7'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 52.927 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[6]~9'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 53.013 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[7]~11'
        Info: 86: + IC(0.000 ns) + CELL(0.506 ns) = 53.519 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12'
        Info: 87: + IC(1.321 ns) + CELL(0.202 ns) = 55.042 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[163]~188'
        Info: 88: + IC(1.321 ns) + CELL(0.596 ns) = 56.959 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[4]~5'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 57.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[5]~7'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 57.131 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[6]~9'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 57.217 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[7]~11'
        Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 57.723 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12'
        Info: 93: + IC(1.321 ns) + CELL(0.202 ns) = 59.246 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[173]~170'
        Info: 94: + IC(1.330 ns) + CELL(0.596 ns) = 61.172 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[6]~9'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 61.258 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[7]~11'
        Info: 96: + IC(0.000 ns) + CELL(0.506 ns) = 61.764 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12'
        Info: 97: + IC(1.321 ns) + CELL(0.206 ns) = 63.291 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[179]~800'
        Info: 98: + IC(1.294 ns) + CELL(0.621 ns) = 65.206 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[4]~5'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 65.292 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[5]~7'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 65.378 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[6]~9'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 65.464 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[7]~11'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 65.970 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12'
        Info: 103: + IC(1.157 ns) + CELL(0.366 ns) = 67.493 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[188]~762'
        Info: 104: + IC(1.294 ns) + CELL(0.621 ns) = 69.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[5]~7'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 69.494 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[6]~9'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 69.580 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[7]~11'
        Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 70.086 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12'
        Info: 108: + IC(1.157 ns) + CELL(0.366 ns) = 71.609 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[197]~764'
        Info: 109: + IC(1.303 ns) + CELL(0.621 ns) = 73.533 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[6]~9'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 73.619 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[7]~11'
        Info: 111: + IC(0.000 ns) + CELL(0.506 ns) = 74.125 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12'
        Info: 112: + IC(1.339 ns) + CELL(0.202 ns) = 75.666 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[205]~106'
        Info: 113: + IC(1.321 ns) + CELL(0.596 ns) = 77.583 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[6]~9'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 77.669 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[7]~11'
        Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 78.175 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12'
        Info: 116: + IC(1.321 ns) + CELL(0.202 ns) = 79.698 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[213]~90'
        Info: 117: + IC(1.321 ns) + CELL(0.596 ns) = 81.615 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[6]~9'
        Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 81.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[7]~11'
        Info: 119: + IC(0.000 ns) + CELL(0.506 ns) = 82.207 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12'
        Info: 120: + IC(0.903 ns) + CELL(0.624 ns) = 83.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[217]~70'
        Info: 121: + IC(0.578 ns) + CELL(0.621 ns) = 84.933 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[2]~1'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 85.019 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[3]~3'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 85.105 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[4]~5'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 85.191 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[5]~7'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 85.277 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[6]~9'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 85.363 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[7]~11'
        Info: 127: + IC(0.000 ns) + CELL(0.506 ns) = 85.869 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12'
        Info: 128: + IC(0.912 ns) + CELL(0.202 ns) = 86.983 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[229]~58'
        Info: 129: + IC(1.277 ns) + CELL(0.596 ns) = 88.856 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[6]~9'
        Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 88.942 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[7]~11'
        Info: 131: + IC(0.000 ns) + CELL(0.506 ns) = 89.448 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12'
        Info: 132: + IC(0.860 ns) + CELL(0.624 ns) = 90.932 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[233]~38'
        Info: 133: + IC(0.578 ns) + CELL(0.621 ns) = 92.131 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[2]~1'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 92.217 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[3]~3'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 92.303 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[4]~5'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 92.389 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[5]~7'
        Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 92.475 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[6]~9'
        Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[7]~11'
        Info: 139: + IC(0.000 ns) + CELL(0.506 ns) = 93.067 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12'
        Info: 140: + IC(1.320 ns) + CELL(0.206 ns) = 94.593 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[241]~22'
        Info: 141: + IC(0.578 ns) + CELL(0.621 ns) = 95.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[2]~1'
        Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 95.878 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[3]~3'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 95.964 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[4]~5'
        Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 96.050 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[5]~7'
        Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 96.136 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[6]~9'
        Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 96.222 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[7]~11'
        Info: 147: + IC(0.000 ns) + CELL(0.506 ns) = 96.728 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[8]~12'
        Info: 148: + IC(1.531 ns) + CELL(0.370 ns) = 98.629 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core|romout[0][6]~180'
        Info: 149: + IC(0.912 ns) + CELL(0.596 ns) = 100.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~9'
        Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 100.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~11'
        Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 100.309 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~13'
        Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 100.395 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~15'
        Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 100.481 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~17'
        Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 100.567 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~19'
        Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 100.653 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~21'
        Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 100.739 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~23'
        Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 100.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~25'
        Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 100.911 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~27'
        Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 100.997 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add3~29'
        Info: 160: + IC(0.000 ns) + CELL(0.506 ns) = 101.503 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'seg:inst13|Decoder:inst|Add3~30'
        Info: 161: + IC(1.303 ns) + CELL(0.621 ns) = 103.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~10'
        Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 103.513 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~12'
        Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 103.599 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~14'
        Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 104.105 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~15'
        Info: 165: + IC(0.187 ns) + CELL(0.624 ns) = 104.916 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[75]~164'
        Info: 166: + IC(0.578 ns) + CELL(0.621 ns) = 106.115 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[1]~1'
        Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 106.201 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[2]~3'
        Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 106.287 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[3]~5'
        Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 106.373 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[4]~7'
        Info: 170: + IC(0.000 ns) + CELL(0.506 ns) = 106.879 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[5]~8'
        Info: 171: + IC(0.494 ns) + CELL(0.624 ns) = 107.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[81]~153'
        Info: 172: + IC(1.294 ns) + CELL(0.621 ns) = 109.912 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[2]~3'
        Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 109.998 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[3]~5'
        Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 110.084 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~7'
        Info: 175: + IC(0.000 ns) + CELL(0.506 ns) = 110.590 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~8'
        Info: 176: + IC(1.321 ns) + CELL(0.206 ns) = 112.117 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[87]~492'
        Info: 177: + IC(1.294 ns) + CELL(0.621 ns) = 114.032 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[3]~5'
        Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 114.118 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[4]~7'
        Info: 179: + IC(0.000 ns) + CELL(0.506 ns) = 114.624 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~8'
        Info: 180: + IC(0.898 ns) + CELL(0.624 ns) = 116.146 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[90]~134'
        Info: 181: + IC(1.284 ns) + CELL(0.621 ns) = 118.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[1]~1'
        Info: 182: + IC(0.000 ns) + CELL(0.086 ns) = 118.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~3'
        Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 118.223 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~5'
        Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 118.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~7'
        Info: 185: + IC(0.000 ns) + CELL(0.506 ns) = 118.815 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~8'
        Info: 186: + IC(1.269 ns) + CELL(0.624 ns) = 120.708 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[95]~124'
        Info: 187: + IC(1.327 ns) + CELL(0.621 ns) = 122.656 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[1]~1'
        Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 122.742 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[2]~3'
        Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 122.828 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[3]~5'
        Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 122.914 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[4]~7'
        Info: 191: + IC(0.000 ns) + CELL(0.506 ns) = 123.420 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[5]~8'
        Info: 192: + IC(1.147 ns) + CELL(0.366 ns) = 124.933 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[103]~479'
        Info: 193: + IC(1.288 ns) + CELL(0.621 ns) = 126.842 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[4]~7'
        Info: 194: + IC(0.000 ns) + CELL(0.506 ns) = 127.348 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8'
        Info: 195: + IC(1.363 ns) + CELL(0.202 ns) = 128.913 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[107]~107'
        Info: 196: + IC(1.330 ns) + CELL(0.596 ns) = 130.839 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[3]~5'
        Info: 197: + IC(0.000 ns) + CELL(0.086 ns) = 130.925 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[4]~7'
        Info: 198: + IC(0.000 ns) + CELL(0.506 ns) = 131.431 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8'
        Info: 199: + IC(0.892 ns) + CELL(0.624 ns) = 132.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[110]~94'
        Info: 200: + IC(1.251 ns) + CELL(0.621 ns) = 134.819 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[1]~1'
        Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 134.905 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[2]~3'
        Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 134.991 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[3]~5'
        Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 135.077 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[4]~7'
        Info: 204: + IC(0.000 ns) + CELL(0.506 ns) = 135.583 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8'
        Info: 205: + IC(1.269 ns) + CELL(0.624 ns) = 137.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~84'
        Info: 206: + IC(1.294 ns) + CELL(0.621 ns) = 139.391 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[1]~1'
        Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 139.477 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[2]~3'
        Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 139.563 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[3]~5'
        Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 139.649 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[4]~7'
        Info: 210: + IC(0.000 ns) + CELL(0.506 ns) = 140.155 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8'
        Info: 211: + IC(1.114 ns) + CELL(0.366 ns) = 141.635 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[123]~483'
        Info: 212: + IC(2.051 ns) + CELL(0.621 ns) = 144.307 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[4]~7'
        Info: 213: + IC(0.000 ns) + CELL(0.506 ns) = 144.813 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8'
        Info: 214: + IC(1.228 ns) + CELL(0.624 ns) = 146.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[125]~64'
        Info: 215: + IC(1.618 ns) + CELL(0.621 ns) = 148.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[1]~1'
        Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 148.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[2]~3'
        Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 149.076 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[3]~5'
        Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 149.162 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[4]~7'
        Info: 219: + IC(0.000 ns) + CELL(0.506 ns) = 149.668 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8'
        Info: 220: + IC(1.655 ns) + CELL(0.624 ns) = 151.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[130]~54'
        Info: 221: + IC(1.312 ns) + CELL(0.621 ns) = 153.880 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[1]~1'
        Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 153.966 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[2]~3'
        Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 154.052 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[3]~5'
        Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 154.138 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[4]~7'
        Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 154.644 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8'
        Info: 226: + IC(0.494 ns) + CELL(0.624 ns) = 155.762 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[135]~44'
        Info: 227: + IC(1.313 ns) + CELL(0.621 ns) = 157.696 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[1]~1'
        Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 157.782 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[2]~3'
        Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 157.868 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[3]~5'
        Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 157.954 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[4]~7'
        Info: 231: + IC(0.000 ns) + CELL(0.506 ns) = 158.460 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8'
        Info: 232: + IC(1.175 ns) + CELL(0.366 ns) = 160.001 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[143]~487'
        Info: 233: + IC(1.312 ns) + CELL(0.621 ns) = 161.934 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[4]~7'
        Info: 234: + IC(0.000 ns) + CELL(0.506 ns) = 162.440 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8'
        Info: 235: + IC(1.330 ns) + CELL(0.202 ns) = 163.972 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[147]~27'
        Info: 236: + IC(1.330 ns) + CELL(0.596 ns) = 165.898 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[3]~5'
        Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 165.984 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[4]~7'
        Info: 238: + IC(0.000 ns) + CELL(0.506 ns) = 166.490 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8'
        Info: 239: + IC(0.467 ns) + CELL(0.650 ns) = 167.607 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[150]~14'
        Info: 240: + IC(0.578 ns) + CELL(0.621 ns) = 168.806 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[1]~1'
        Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 168.892 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[2]~3'
        Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 168.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[3]~5'
        Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 169.064 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[4]~7'
        Info: 244: + IC(0.000 ns) + CELL(0.506 ns) = 169.570 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[5]~8'
        Info: 245: + IC(0.605 ns) + CELL(0.206 ns) = 170.381 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~4'
        Info: 246: + IC(1.653 ns) + CELL(0.624 ns) = 172.658 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~5'
        Info: 247: + IC(0.187 ns) + CELL(0.624 ns) = 173.469 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~6'
        Info: 248: + IC(0.160 ns) + CELL(0.650 ns) = 174.279 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~7'
        Info: 249: + IC(0.000 ns) + CELL(0.108 ns) = 174.387 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
        Info: Total cell delay = 75.609 ns ( 43.36 % )
        Info: Total interconnect delay = 98.778 ns ( 56.64 % )
Info: Estimated most critical path is register to register delay of 174.387 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y5; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
    Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.775 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~2'
    Info: 4: + IC(0.885 ns) + CELL(0.621 ns) = 3.281 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~20'
    Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.787 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~21'
    Info: 6: + IC(0.833 ns) + CELL(0.650 ns) = 5.270 ns; Loc. = LAB_X22_Y5; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|Add1~38'
    Info: 7: + IC(0.885 ns) + CELL(0.621 ns) = 6.776 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[4]~3'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.862 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~5'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.948 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~7'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.034 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~9'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.120 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~11'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.206 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~13'
    Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 7.712 ns; Loc. = LAB_X21_Y5; Fanout = 24; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14'
    Info: 14: + IC(1.278 ns) + CELL(0.206 ns) = 9.196 ns; Loc. = LAB_X24_Y5; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[105]~136'
    Info: 15: + IC(1.668 ns) + CELL(0.621 ns) = 11.485 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~9'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.571 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~11'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.657 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~13'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.743 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~15'
    Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 12.249 ns; Loc. = LAB_X22_Y7; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16'
    Info: 20: + IC(1.330 ns) + CELL(0.206 ns) = 13.785 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[113]~117'
    Info: 21: + IC(1.303 ns) + CELL(0.621 ns) = 15.709 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~3'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 15.795 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~5'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 15.881 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~7'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.967 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~9'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 16.053 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~11'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 16.139 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~13'
    Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 16.225 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~15'
    Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 16.731 ns; Loc. = LAB_X21_Y7; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16'
    Info: 29: + IC(1.330 ns) + CELL(0.202 ns) = 18.263 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[126]~104'
    Info: 30: + IC(1.320 ns) + CELL(0.596 ns) = 20.179 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~7'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 20.265 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~9'
    Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 20.351 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~11'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 20.437 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~13'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 20.523 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~15'
    Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 21.029 ns; Loc. = LAB_X21_Y8; Fanout = 36; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16'
    Info: 36: + IC(1.157 ns) + CELL(0.366 ns) = 22.552 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[140]~488'
    Info: 37: + IC(1.303 ns) + CELL(0.621 ns) = 24.476 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[9]~13'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.562 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[10]~15'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.068 ns; Loc. = LAB_X21_Y9; Fanout = 35; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16'
    Info: 40: + IC(1.157 ns) + CELL(0.366 ns) = 26.591 ns; Loc. = LAB_X21_Y8; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~499'
    Info: 41: + IC(1.660 ns) + CELL(0.621 ns) = 28.872 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[5]~5'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.958 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[6]~7'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.044 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[7]~9'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.130 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[8]~11'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.216 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[9]~13'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 29.302 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[10]~15'
    Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 29.808 ns; Loc. = LAB_X24_Y9; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16'
    Info: 48: + IC(1.114 ns) + CELL(0.366 ns) = 31.288 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~506'
    Info: 49: + IC(1.619 ns) + CELL(0.621 ns) = 33.528 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[5]~5'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.614 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[6]~7'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.700 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[7]~9'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 33.786 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[8]~11'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 33.872 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[9]~13'
    Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 33.958 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[10]~15'
    Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 34.464 ns; Loc. = LAB_X26_Y9; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16'
    Info: 56: + IC(1.483 ns) + CELL(0.370 ns) = 36.317 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core|romout[0][7]'
    Info: 57: + IC(0.912 ns) + CELL(0.596 ns) = 37.825 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~9'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.911 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~11'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.997 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~13'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 38.083 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~15'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 38.169 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~17'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 38.255 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~19'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 38.341 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~21'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 38.427 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~23'
    Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 38.513 ns; Loc. = LAB_X19_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add2~25'
    Info: 66: + IC(0.000 ns) + CELL(0.506 ns) = 39.019 ns; Loc. = LAB_X19_Y9; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|Add2~26'
    Info: 67: + IC(1.678 ns) + CELL(0.621 ns) = 41.318 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[7]~9'
    Info: 68: + IC(0.000 ns) + CELL(0.506 ns) = 41.824 ns; Loc. = LAB_X22_Y6; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[8]~10'
    Info: 69: + IC(0.911 ns) + CELL(0.202 ns) = 42.937 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[139]~236'
    Info: 70: + IC(0.912 ns) + CELL(0.596 ns) = 44.445 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[4]~5'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 44.531 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[5]~7'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 44.617 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[6]~9'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 44.703 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[7]~11'
    Info: 74: + IC(0.000 ns) + CELL(0.506 ns) = 45.209 ns; Loc. = LAB_X22_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12'
    Info: 75: + IC(1.277 ns) + CELL(0.202 ns) = 46.688 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[147]~220'
    Info: 76: + IC(1.315 ns) + CELL(0.596 ns) = 48.599 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[4]~5'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 48.685 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[5]~7'
    Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 48.771 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[6]~9'
    Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 48.857 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[7]~11'
    Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 49.363 ns; Loc. = LAB_X20_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12'
    Info: 81: + IC(1.277 ns) + CELL(0.206 ns) = 50.846 ns; Loc. = LAB_X22_Y6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[155]~785'
    Info: 82: + IC(1.288 ns) + CELL(0.621 ns) = 52.755 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[4]~5'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 52.841 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[5]~7'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 52.927 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[6]~9'
    Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 53.013 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[7]~11'
    Info: 86: + IC(0.000 ns) + CELL(0.506 ns) = 53.519 ns; Loc. = LAB_X18_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12'
    Info: 87: + IC(1.321 ns) + CELL(0.202 ns) = 55.042 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[163]~188'
    Info: 88: + IC(1.321 ns) + CELL(0.596 ns) = 56.959 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[4]~5'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 57.045 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[5]~7'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 57.131 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[6]~9'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 57.217 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[7]~11'
    Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 57.723 ns; Loc. = LAB_X19_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12'
    Info: 93: + IC(1.321 ns) + CELL(0.202 ns) = 59.246 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[173]~170'
    Info: 94: + IC(1.330 ns) + CELL(0.596 ns) = 61.172 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[6]~9'
    Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 61.258 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[7]~11'
    Info: 96: + IC(0.000 ns) + CELL(0.506 ns) = 61.764 ns; Loc. = LAB_X19_Y5; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12'
    Info: 97: + IC(1.321 ns) + CELL(0.206 ns) = 63.291 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[179]~800'
    Info: 98: + IC(1.294 ns) + CELL(0.621 ns) = 65.206 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[4]~5'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 65.292 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[5]~7'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 65.378 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[6]~9'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 65.464 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[7]~11'
    Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 65.970 ns; Loc. = LAB_X19_Y7; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12'
    Info: 103: + IC(1.157 ns) + CELL(0.366 ns) = 67.493 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[188]~762'
    Info: 104: + IC(1.294 ns) + CELL(0.621 ns) = 69.408 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[5]~7'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 69.494 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[6]~9'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 69.580 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[7]~11'
    Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 70.086 ns; Loc. = LAB_X20_Y7; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12'
    Info: 108: + IC(1.157 ns) + CELL(0.366 ns) = 71.609 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[197]~764'
    Info: 109: + IC(1.303 ns) + CELL(0.621 ns) = 73.533 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[6]~9'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 73.619 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[7]~11'
    Info: 111: + IC(0.000 ns) + CELL(0.506 ns) = 74.125 ns; Loc. = LAB_X20_Y8; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12'
    Info: 112: + IC(1.339 ns) + CELL(0.202 ns) = 75.666 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[205]~106'
    Info: 113: + IC(1.321 ns) + CELL(0.596 ns) = 77.583 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[6]~9'
    Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 77.669 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[7]~11'
    Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 78.175 ns; Loc. = LAB_X21_Y10; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12'
    Info: 116: + IC(1.321 ns) + CELL(0.202 ns) = 79.698 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[213]~90'
    Info: 117: + IC(1.321 ns) + CELL(0.596 ns) = 81.615 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[6]~9'
    Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 81.701 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[7]~11'
    Info: 119: + IC(0.000 ns) + CELL(0.506 ns) = 82.207 ns; Loc. = LAB_X20_Y10; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12'
    Info: 120: + IC(0.903 ns) + CELL(0.624 ns) = 83.734 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[217]~70'
    Info: 121: + IC(0.578 ns) + CELL(0.621 ns) = 84.933 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[2]~1'
    Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 85.019 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[3]~3'
    Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 85.105 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[4]~5'
    Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 85.191 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[5]~7'
    Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 85.277 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[6]~9'
    Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 85.363 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[7]~11'
    Info: 127: + IC(0.000 ns) + CELL(0.506 ns) = 85.869 ns; Loc. = LAB_X20_Y11; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12'
    Info: 128: + IC(0.912 ns) + CELL(0.202 ns) = 86.983 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[229]~58'
    Info: 129: + IC(1.277 ns) + CELL(0.596 ns) = 88.856 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[6]~9'
    Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 88.942 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[7]~11'
    Info: 131: + IC(0.000 ns) + CELL(0.506 ns) = 89.448 ns; Loc. = LAB_X19_Y11; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12'
    Info: 132: + IC(0.860 ns) + CELL(0.624 ns) = 90.932 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[233]~38'
    Info: 133: + IC(0.578 ns) + CELL(0.621 ns) = 92.131 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[2]~1'
    Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 92.217 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[3]~3'
    Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 92.303 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[4]~5'
    Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 92.389 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[5]~7'
    Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 92.475 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[6]~9'
    Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.561 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[7]~11'
    Info: 139: + IC(0.000 ns) + CELL(0.506 ns) = 93.067 ns; Loc. = LAB_X22_Y11; Fanout = 21; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12'
    Info: 140: + IC(1.320 ns) + CELL(0.206 ns) = 94.593 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[241]~22'
    Info: 141: + IC(0.578 ns) + CELL(0.621 ns) = 95.792 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[2]~1'
    Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 95.878 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[3]~3'
    Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 95.964 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[4]~5'
    Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 96.050 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[5]~7'
    Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 96.136 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[6]~9'
    Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 96.222 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[7]~11'
    Info: 147: + IC(0.000 ns) + CELL(0.506 ns) = 96.728 ns; Loc. = LAB_X21_Y12; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[8]~12'
    Info: 148: + IC(1.531 ns) + CELL(0.370 ns) = 98.629 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core|romout[0][6]~180'
    Info: 149: + IC(0.912 ns) + CELL(0.596 ns) = 100.137 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~9'
    Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 100.223 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~11'
    Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 100.309 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~13'
    Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 100.395 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~15'
    Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 100.481 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~17'
    Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 100.567 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~19'
    Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 100.653 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~21'
    Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 100.739 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~23'
    Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 100.825 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~25'
    Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 100.911 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~27'
    Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 100.997 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add3~29'
    Info: 160: + IC(0.000 ns) + CELL(0.506 ns) = 101.503 ns; Loc. = LAB_X18_Y10; Fanout = 9; COMB Node = 'seg:inst13|Decoder:inst|Add3~30'
    Info: 161: + IC(1.303 ns) + CELL(0.621 ns) = 103.427 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~10'
    Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 103.513 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~12'
    Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 103.599 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~14'
    Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 104.105 ns; Loc. = LAB_X17_Y8; Fanout = 8; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~15'
    Info: 165: + IC(0.187 ns) + CELL(0.624 ns) = 104.916 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[75]~164'
    Info: 166: + IC(0.578 ns) + CELL(0.621 ns) = 106.115 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[1]~1'
    Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 106.201 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[2]~3'
    Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 106.287 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[3]~5'
    Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 106.373 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[4]~7'
    Info: 170: + IC(0.000 ns) + CELL(0.506 ns) = 106.879 ns; Loc. = LAB_X17_Y8; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[5]~8'
    Info: 171: + IC(0.494 ns) + CELL(0.624 ns) = 107.997 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[81]~153'
    Info: 172: + IC(1.294 ns) + CELL(0.621 ns) = 109.912 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[2]~3'
    Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 109.998 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[3]~5'
    Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 110.084 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~7'
    Info: 175: + IC(0.000 ns) + CELL(0.506 ns) = 110.590 ns; Loc. = LAB_X18_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~8'
    Info: 176: + IC(1.321 ns) + CELL(0.206 ns) = 112.117 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[87]~492'
    Info: 177: + IC(1.294 ns) + CELL(0.621 ns) = 114.032 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[3]~5'
    Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 114.118 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[4]~7'
    Info: 179: + IC(0.000 ns) + CELL(0.506 ns) = 114.624 ns; Loc. = LAB_X18_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~8'
    Info: 180: + IC(0.898 ns) + CELL(0.624 ns) = 116.146 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[90]~134'
    Info: 181: + IC(1.284 ns) + CELL(0.621 ns) = 118.051 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[1]~1'
    Info: 182: + IC(0.000 ns) + CELL(0.086 ns) = 118.137 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~3'
    Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 118.223 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~5'
    Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 118.309 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~7'
    Info: 185: + IC(0.000 ns) + CELL(0.506 ns) = 118.815 ns; Loc. = LAB_X17_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~8'
    Info: 186: + IC(1.269 ns) + CELL(0.624 ns) = 120.708 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[95]~124'
    Info: 187: + IC(1.327 ns) + CELL(0.621 ns) = 122.656 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[1]~1'
    Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 122.742 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[2]~3'
    Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 122.828 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[3]~5'
    Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 122.914 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[4]~7'
    Info: 191: + IC(0.000 ns) + CELL(0.506 ns) = 123.420 ns; Loc. = LAB_X14_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[5]~8'
    Info: 192: + IC(1.147 ns) + CELL(0.366 ns) = 124.933 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[103]~479'
    Info: 193: + IC(1.288 ns) + CELL(0.621 ns) = 126.842 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[4]~7'
    Info: 194: + IC(0.000 ns) + CELL(0.506 ns) = 127.348 ns; Loc. = LAB_X13_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8'
    Info: 195: + IC(1.363 ns) + CELL(0.202 ns) = 128.913 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[107]~107'
    Info: 196: + IC(1.330 ns) + CELL(0.596 ns) = 130.839 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[3]~5'
    Info: 197: + IC(0.000 ns) + CELL(0.086 ns) = 130.925 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[4]~7'
    Info: 198: + IC(0.000 ns) + CELL(0.506 ns) = 131.431 ns; Loc. = LAB_X13_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8'
    Info: 199: + IC(0.892 ns) + CELL(0.624 ns) = 132.947 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[110]~94'
    Info: 200: + IC(1.251 ns) + CELL(0.621 ns) = 134.819 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[1]~1'
    Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 134.905 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[2]~3'
    Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 134.991 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[3]~5'
    Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 135.077 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[4]~7'
    Info: 204: + IC(0.000 ns) + CELL(0.506 ns) = 135.583 ns; Loc. = LAB_X12_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8'
    Info: 205: + IC(1.269 ns) + CELL(0.624 ns) = 137.476 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~84'
    Info: 206: + IC(1.294 ns) + CELL(0.621 ns) = 139.391 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[1]~1'
    Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 139.477 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[2]~3'
    Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 139.563 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[3]~5'
    Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 139.649 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[4]~7'
    Info: 210: + IC(0.000 ns) + CELL(0.506 ns) = 140.155 ns; Loc. = LAB_X15_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8'
    Info: 211: + IC(1.114 ns) + CELL(0.366 ns) = 141.635 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[123]~483'
    Info: 212: + IC(2.051 ns) + CELL(0.621 ns) = 144.307 ns; Loc. = LAB_X19_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[4]~7'
    Info: 213: + IC(0.000 ns) + CELL(0.506 ns) = 144.813 ns; Loc. = LAB_X19_Y4; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8'
    Info: 214: + IC(1.228 ns) + CELL(0.624 ns) = 146.665 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[125]~64'
    Info: 215: + IC(1.618 ns) + CELL(0.621 ns) = 148.904 ns; Loc. = LAB_X19_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[1]~1'
    Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 148.990 ns; Loc. = LAB_X19_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[2]~3'
    Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 149.076 ns; Loc. = LAB_X19_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[3]~5'
    Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 149.162 ns; Loc. = LAB_X19_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[4]~7'
    Info: 219: + IC(0.000 ns) + CELL(0.506 ns) = 149.668 ns; Loc. = LAB_X19_Y4; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8'
    Info: 220: + IC(1.655 ns) + CELL(0.624 ns) = 151.947 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[130]~54'
    Info: 221: + IC(1.312 ns) + CELL(0.621 ns) = 153.880 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[1]~1'
    Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 153.966 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[2]~3'
    Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 154.052 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[3]~5'
    Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 154.138 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[4]~7'
    Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 154.644 ns; Loc. = LAB_X24_Y4; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8'
    Info: 226: + IC(0.494 ns) + CELL(0.624 ns) = 155.762 ns; Loc. = LAB_X25_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[135]~44'
    Info: 227: + IC(1.313 ns) + CELL(0.621 ns) = 157.696 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[1]~1'
    Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 157.782 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[2]~3'
    Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 157.868 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[3]~5'
    Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 157.954 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[4]~7'
    Info: 231: + IC(0.000 ns) + CELL(0.506 ns) = 158.460 ns; Loc. = LAB_X24_Y8; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8'
    Info: 232: + IC(1.175 ns) + CELL(0.366 ns) = 160.001 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[143]~487'
    Info: 233: + IC(1.312 ns) + CELL(0.621 ns) = 161.934 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[4]~7'
    Info: 234: + IC(0.000 ns) + CELL(0.506 ns) = 162.440 ns; Loc. = LAB_X25_Y8; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8'
    Info: 235: + IC(1.330 ns) + CELL(0.202 ns) = 163.972 ns; Loc. = LAB_X25_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[147]~27'
    Info: 236: + IC(1.330 ns) + CELL(0.596 ns) = 165.898 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[3]~5'
    Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 165.984 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[4]~7'
    Info: 238: + IC(0.000 ns) + CELL(0.506 ns) = 166.490 ns; Loc. = LAB_X25_Y8; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8'
    Info: 239: + IC(0.467 ns) + CELL(0.650 ns) = 167.607 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[150]~14'
    Info: 240: + IC(0.578 ns) + CELL(0.621 ns) = 168.806 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[1]~1'
    Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 168.892 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[2]~3'
    Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 168.978 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[3]~5'
    Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 169.064 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[4]~7'
    Info: 244: + IC(0.000 ns) + CELL(0.506 ns) = 169.570 ns; Loc. = LAB_X26_Y8; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[5]~8'
    Info: 245: + IC(0.605 ns) + CELL(0.206 ns) = 170.381 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~4'
    Info: 246: + IC(1.653 ns) + CELL(0.624 ns) = 172.658 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~5'
    Info: 247: + IC(0.187 ns) + CELL(0.624 ns) = 173.469 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~6'
    Info: 248: + IC(0.160 ns) + CELL(0.650 ns) = 174.279 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~7'
    Info: 249: + IC(0.000 ns) + CELL(0.108 ns) = 174.387 ns; Loc. = LAB_X19_Y10; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
    Info: Total cell delay = 75.609 ns ( 43.36 % )
    Info: Total interconnect delay = 98.778 ns ( 56.64 % )
Info: Fitter routing operations beginning
Info: 4 (of 3942) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks.
Info: Average interconnect usage is 7% of the available device resources
    Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 82 output pins without output pin load capacitance assignment
    Info: Pin "IO0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LD1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "H1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "H2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "H3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "H4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "D" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "E" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "F" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "G" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "H" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "buzz" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin LD1 has VCC driving its datain port
    Info: Pin H has VCC driving its datain port
    Info: Pin buzz has VCC driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file E:/Studies/Junior/EDA/Simple CPU/systemC2/systemC.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Fri Oct 21 08:50:46 2011
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Studies/Junior/EDA/Simple CPU/systemC2/systemC.fit.smsg.


