m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTests
vinstruction_phase_decoder_testbench
Z1 !s110 1702215234
!i10b 1
!s100 MQ5]CE0C`33P3f@3:8jKC0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_MQMVG[RiJ>DJ9bJBM3BR2
R0
w1702215199
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
!i122 1
L0 7 113
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1702215234.000000
!s107 C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/../../constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test|-work|work|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test -work work -O0
Z7 tCvgOpt 0
vinstructionPhaseDecoder
R1
!i10b 1
!s100 Ala]U^:W17iL8iMTGlKn<1
R2
I55IhlnDa<TX>1O3D1D_Lj1
R0
w1702215133
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 0
L0 21 120
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source -work work -O0
R7
ninstruction@phase@decoder
