INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/arquitectura_tp3/arquitectura_tp3.sim/sim_1/synth/func/xsim/pc_instruccion_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module univ_bin_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/pc_instruccion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_instruccion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/prueba_ram_datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prueba_ram_datos
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/arquitectura_tp3/arquitectura_tp3.srcs/sim_1/new/test_datapath.v" into library xil_defaultlib
